TECHNICAL MANUAL

LSI53C1020/1020A PCI-X to Ultra320 SCSI Controller

February 2004

Version 2.4



DB14-000176-06

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

Document DB14-000176-06, Version 2.4 (February 2004) This document describes LSI Logic Corporation's LSI53C1020 and LSI53C1020A PCI-X to Ultra320 SCSI Controllers and will remain the official reference source for all revisions/releases of these products until rescinded by an update.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 2001–2004 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

LSI Logic, the LSI Logic logo design, Fusion-MPT, Integrated Mirroring, Integrated RAID, Integrated Striping, LVDlink, SDMS, SureLINK, and TolerANT are trademarks or registered trademarks of LSI Logic Corporation. ARM, ARM966E-S, and Multi-ICE are trademarks or registered trademarks of ARM Ltd., used under license. Windows is a registered trademarks of Microsoft Corporation. NetWare is a registered trademarks of Novell Corporation. Linux is a registered trademark of Linus Torvalds. Solaris is a trademark of Sun Microsystems, Inc. SCO OpenServer is a trademark of Caldera International, Inc. UnixWare is a trademark of The Open Group. All other brand and product names may be trademarks of their respective companies.

KL

Version 2.4

To receive product literature, visit us at http://www.lsilogic.com.

For a current list of our distributors, sales offices, and design resource centers, view our web page located at

http://www.lsilogic.com/contacts/index.html

Preface

This book is the primary reference and technical manual for the LSI53C1020/1020A PCI-X to Ultra320 SCSI Controller. It contains a functional description and electrical specifications for the LSI53C1020/1020A.

Audience

This document assumes that you have some familiarity with microprocessors and related support devices. The people who benefit from this book are:

- Engineers and managers who are evaluating the LSI53C1020/1020A for use in a system
- Engineers who are designing the LSI53C1020/1020A into a system

Organization

This document has the following chapters and appendix:

- Chapter 1, Introduction, provides an overview of the LSI53C1020/1020A features and capabilities.
- Chapter 2, Functional Description, provides a detailed functional description of the LSI53C1020/1020A operation. This chapter describes how the LSI53C1020/1020A implements the PCI/PCI-X and SCSI bus specifications.
- Chapter 3, Signal Description, provides detailed descriptions of all LSI53C1020/1020A signals.
- Chapter 4, PCI Host Register Description, provides a bit level description of the LSI53C1020/1020A host register set.

- Chapter 5, Specifications, provides the electrical and physical characteristics of the LSI53C1020/1020A. It also includes LSI53C1020/1020A pinout tables and mechanical drawings.
- Appendix A, **Register Summary**, provides a register map for the LSI53C1020/1020A.

Related Publications

LSI Logic Documents

Fusion-MPT Device Management User's Guide, Version 2.0, DB15-000186-02

ANSI

11 West 42nd Street New York, NY 10036 (212) 642-4900

Global Engineering Documents

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740

ENDL Publications

14426 Black Walnut Court
Saratoga, CA 95070
(408) 867-6642
Document names: SCSI Bench Reference, SCSI Encyclopedia, SCSI Tutor

Prentice Hall

113 Sylvan Avenue
Englewood Cliffs, NJ 07632
(800) 947-7700
Ask for SCSI: Understanding the Small Computer System Interface,
ISBN 0-13-796855-8

SCSI Electronic Bulletin Board

(719) 533-7950

PCI Special Interest Group

2575 N. E. Katherine Hillsboro, OR 97214 (800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

Conventions Used in This Manual

The first time a word or phrase is defined in this manual, it is *italicized*.

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive. Signals that are active LOW end with a "/."

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

Revision History

Revision	Date	Remarks
v2.4	2/2004	Corrected PCI support information and package/pin compatibility information in Chapter 1.
v2.3	2/2004	Added 384-pin entries to signal description tables in Chapter 3. Corrected and updated pin/signal names and ball assignments throughout the document. Verified that this data is now consistent for the 384-pin and 456-pin packages. Added a statement that LSI53C1020A controller supports v2.3 of the PCI spec. Added descriptions of the Interrupt Disable and Interrupt Status bits to the PCI Command Register and PCI Status Register sections in Chapter 4 and noted that the LSI53C1020A controller supports these functions. Deleted this sentence from section 2.7: "LSI53C1020 based designs do not use the M66EN pin to determine the PCI bus speed." (The sentence was not relevant, since the chip has no M66EN pin.) Made this correction in description of Diagnostic Read/Write Address regis- ter: "The address increments by a dword whenever the host system accesses the Diagnostic Read/Write <u>Data</u> register."
v2.2	12/2003	Updated references to Integrated RAID throughout the document. Corrected SCSI clock, SCLK LOW, and SCLK HIGH timings in Table 5.13. Added pinout information for 448 EPBGA and 384 EPBGA packages of the LSI53C1020A chip. Edited descriptions of Request Queue and Reply Queue registers (formerly called "Request FIFO" and "Reply FIFO," respectively).
v2.1	6/2003	Updated the external memory timing diagrams. Updated the default Subsystem ID value. Updated the ZCR behavior description. Updated the Multi-ICE test interface description.

Revision	Date	Remarks
v2.0	4/2002	Added the register summary appendix. Updated the electrical characteristics. Updated the Index.
Prelim v1.0	2/2002	Updated the description of Fusion-MPT architecture in Chapter 1. Updated the External Memory Interface descriptions in Chapter 2. Added the Test Interface description to Chapter 2. Added the Zero Channel RAID interface description to Chapters 2 and 3. Updated the MAD Power-On Sense pin description in Chapter 3. Updated the signal descriptions and lists to include the ZCR-related pins. Updated the electrical and environmental characteristics in Chapter 5. Removed SE SCSI electrical/timing characteristics figures from Chapter 5. Removed SCSI timing information from Chapter 5 and referred readers to the SCSI spec. Removed the PSBRAM interface and all related information.
Adv v0.1	4/2001	Initial release of document.

Contents

Chapter 1	Introduction				
	1.1	Genera	I Description	1-1	
	1.2	Benefit	s of the Fusion-MPT Architecture	1-5	
	1.3	Benefit	s of PCI-X	1-6	
	1.4	Benefit	s of Ultra320 SCSI	1-7	
	1.5	Benefit	s of SureLINK (Ultra320 SCSI Domain Validation)	1-7	
	1.6	Benefit	s of LVDlink Technology	1-8	
	1.7	Benefit	s of TolerANT [®] Technology	1-8	
	1.8	Summa	ary of LSI53C1020 Features	1-9	
		1.8.1	SCSI Performance	1-9	
		1.8.2	PCI Performance	1-10	
		1.8.3	Integration	1-11	
		1.8.4	Flexibility	1-11	
		1.8.5	Reliability	1-11	
		1.8.6	Testability	1-12	
Chapter 2	Fund	ctional D	escription		
	2.1	Block D	Diagram Description	2-2	
		2.1.1	Host Interface Module Description	2-3	
		2.1.2	SCSI Channel Module Description	2-6	
	2.2	Fusion	-MPT Architecture Overview	2-7	
	2.3	PCI Fu	nctional Description	2-8	
		2.3.1	PCI Addressing	2-8	
		2.3.2	PCI Commands and Functions	2-9	
		2.3.3	PCI Arbitration	2-15	
		2.3.4	PCI Cache Mode	2-15	
		2.3.5	PCI Interrupts	2-15	
		2.3.6	Power Management	2-16	

	2.4	Ultra320 SCSI Functional Description	2-18
		2.4.1 Ultra320 SCSI Features	2-18
		2.4.2 SCSI Bus Interface	2-22
	2.5	External Memory Interfaces	2-23
		2.5.1 Flash ROM Interface	2-23
		2.5.2 NVSRAM Interface	2-26
	2.6	Serial EEPROM Interface	2-27
	2.7	Zero Channel RAID	2-28
	2.8	Multi-ICE Test Interface	2-29
Chapter 3	Sign	al Description	
	3.1	Signal Organization	3-2
	3.2	PCI Bus Interface Signals	3-4
		3.2.1 PCI System Signals	3-4
		3.2.2 PCI Address and Data Signals	3-5
		3.2.3 PCI Interface Control Signals	3-6
		3.2.4 PCI Arbitration Signals	3-6
		3.2.5 PCI Error Reporting Signals	3-7
		3.2.6 PCI Interrupt Signals	3-7
	3.3	PCI-Related Signals	3-8
	3.4	SCSI Interface Signals	3-9
	3.5	Memory Interface	3-12
	3.6	Zero Channel RAID (ZCR) Interface	3-13
	3.7	Test Interface	3-14
	3.8	GPIO and LED Signals	3-16
	3.9	Power and Ground Pins	3-16
	3.10	Power-On Sense Pins Description	3-18
	3.11	Internal Pull-Ups and Pull-Downs	3-22
Chapter 4	PCI	Host Register Description	
	4.1	PCI Configuration Space Register Descriptions	4-1
		Vendor ID	4-3
		Device ID	4-3
		Command	4-3
		Status	4-5
		Revision ID	4-7
		Class Code	4-7

Cache Line Size	4-8
Latency Timer	4-8
Header Type	4-9
I/O Base Address	4-9
Memory [0] Low	4-10
Memory [0] High	4-10
Memory [1] Low	4-11
Memory [1] High	4-11
Subsystem Vendor ID	4-13
Subsystem ID	4-14
Expansion ROM Base Address	4-15
Capabilities Pointer	4-16
Interrupt Line	4-17
Interrupt Pin	4-17
Minimum Grant	4-18
Maximum Latency	4-18
Power Management Capability ID	4-19
Power Management Next Pointer	4-19
Power Management Capabilities	4-20
Power Management Control/Status	4-21
Power Management Bridge Support Extensions	4-22
Power Management Data	4-22
MSI Capability ID	4-22
MSI Next Pointer	4-23
Message Control	4-23
Message Address	4-25
Message Upper Address	4-25
Message Data	4-26
PCI-X Capability ID	4-26
PCI-X Next Pointer	4-27
PCI-X Command	4-27
PCI-X Status	4-29
I/O Space and Memory Space Register Descriptions	4-32
System Doorbell	4-34
Write Sequence	4-35
Host Diagnostic	4-36
Test Base Address	4-37
Diagnostic Read/Write Data	4-38

4.2

-	Cust	omer Feedback	
	Inde	x	
Appendix A	Regi	ster Summary	
	5.5	Pinout Information and Mechanical Drawings	5-20
		5.4.2 Flash ROM Timing	5-16
		5.4.1 NVSRAM Timing	5-12
	5.4	External Memory Timing Diagrams	5-12
	5.3	AC Characteristics	5-9
	5.2	TolerANT Technology Electrical Characteristics	5-7
	5.1	DC Characteristics	5-1
Chapter 5	Spec	cifications	
		Reply Queue	4-42
		Request Queue	4-42
		Host Interrupt Mask	4-41
		Host Interrupt Status	4-40
		Diagnostic Read/Write Address	4-39

Figures

1.1	Typical LSI53C1020 Board Application	1-3
1.2	Typical LSI53C1020 System Application	1-4
2.1	LSI53C1020 Block Diagram	2-3
2.2	Paced Transfer Example	2-19
2.3	Example of Precompensation	2-20
2.4	Flash ROM Block Diagram	2-25
2.5	NVSRAM Diagram	2-26
2.6	ZCR Circuit Diagram for the LSI53C1020 and	
	LSI53C1000R	2-29
3.1	LSI53C1020/1020A Functional Signal Grouping	3-3
5.1	LVD Driver	5-3
5.2	LVD Receiver	5-4
5.3	Rise and Fall Time Test Condition	5-8
5.4	SCSI Input Filtering	5-8
5.5	External Clock	5-9
5.6	Reset Input	5-10
5.7	Interrupt Output	5-11
5.8	NVSRAM Read Cycle	5-13
5.9	NVSRAM Write Cycle	5-15
5.10	Flash ROM Read Cycle	5-17
5.11	Flash ROM Write Cycle	5-19
5.12	LSI53C1020 456-Pin BGA Top View	5-21
5.13	LSI53C1020A 384-Pin BGA, Top View	5-26
5.14	456-Pin EPBGA (KY) Mechanical Drawing	5-31
5.15	384-Ball Count EPBGA (HT) Mechanical Drawing	
	(Sheet 1 of 2)	5-32
5.16	448-Ball Count EPBGA (5B) Mechanical Drawing	
	(Sheet 1 of 2)	5-34

Tables

2.1	PCI/PCI-X Bus Commands and Encodings	2-10
2.2	Power States	2-16
2.3	Flash ROM Size Programming	2-24
2.4	Flash Signature Value	2-26
2.5	PCI Configuration Record in Serial EEPROM	2-27
2.6	20-Pin Multi-ICE Header Pinout	2-30
3.1	PCI System Signals	3-4
3.2	PCI Address and Data Signals	3-5
3.3	PCI Interface Control Signals	3-6
3.4	PCI Arbitration Signals	3-6
3.5	PCI Error Reporting Signals	3-7
3.6	PCI Interrupt Signal	3-7
3.7	PCI-Related Signals	3-8
3.8	SCSI Bus Clock Signal	3-9
3.9	SCSI Channel Interface Signals	3-9
3.10	SCSI Channel Control Signals	3-11
3.11	Flash ROM/NVSRAM Interface Signals	3-12
3.12	Serial EEPROM Interface Signals	3-13
3.13	ZCR Configuration Signals	3-13
3.14	JTAG, ICE, and Debug Signals	3-14
3.15	LSI Logic Test Signals	3-15
3.16	GPIO and LED Signals	3-16
3.17	Power and Ground Pins	3-16
3.18	No Connect Pins	3-18
3.19	MAD Power-On Sense Pin Options	3-19
3.20	Flash ROM Size Programming	3-21
3.21	Pull-Up and Pull-Down Signal Conditions	3-22
4.1	LSI53C1020 PCI Configuration Space Address Map	4-2
4.2	Subsystem ID Register Download Conditions and Values	4-15
4.3	PCI I/O Space Address Map	4-32
4.4	PCI Memory [0] Address Map	4-33
4.5	PCI Memory [1] Address Map	4-33
5.1	Absolute Maximum Stress Ratings	5-2
5.2	Operating Conditions	5-2

5.3	LVD Driver SCSI Signals – SACK±, SATN±, SBSY±, SCD±, SD[15:0]±, SDP[1:0]±, SIO±, SMSG±, SREQ±,	
	SRST±, SSEL±	5-3
5.4	LVD Receiver SCSI Signals – SACK±, SATN±, SBSY±, SCD±, SD[15:0]±, SDP[1:0]±, SIO±, SMSG±, SREQ±,	
	SRST±, SSEL±	5-4
5.5	DIFFSENS SCSI Signal	5-4
5.6	Input Capacitance	5-4
5.7	8 mA Bidirectional Signals – GPIO[7:0], MAD[15:0], MADP[1:0], SerialDATA	5-5
5.8	8 mA PCI Bidirectional Signals – ACK64/, AD[63:0], C_BE[7:0]/, DEVSEL/, FRAME/, IRDY/, PAR, PAR64,	
	PERR/, REQ64/, SERR/, STOP/, TRDY/	5-5
5.9	Input Signals – CLK, DIS_PCI_FSN/, DIS_SCSI_FSN/, GNT/, IDDTN, IDSEL, IOPD_GNT, BZRESET, BZVDD, JtagMode, SCANEN, SCAN_MODE, SCLK, TCK_CHIP, TCK_ICE_TESTACLK_TM_TESTHCLK_TDL_CHIP	
	TDI ICE, TMS CHIP, TMS ICE, TN, TRST ICE/.	
	TST RST/, ZCR EN/	5-6
5.10	8 mA Output Signals – ALT_INTA/, RAMWE[1:0]/,	
	FLSHALE[1:0]/, FLSHCE/, INTA/, RAMOE/, RAMCE/,	
	REQ/, RTCK_ICE, SerialCLK, TDO_CHIP, TDO_ICE	5-6
5.11	12 mA Output Signals – A_LED/, HB_LED/	5-6
5.12	TolerANT Technology Electrical Characteristics for	
	SE SCSI Signals	5-7
5.13	External Clock	5-9
5.14	Reset Input	5-10
5.15	Interrupt Output	5-11
5.16	NVSRAM Read Cycle Timing	5-12
5.17	NVSRAM Write Cycle	5-14
5.18	Flash ROM Read Cycle Timing	5-16
5.19	Flash ROM Write Cycle	5-18
5.20	LSI53C1020 456-Pin Pinout by Signal Name	5-22
5.21	LSI53C1020 456-Pin Pinout by BGA Position	5-24
5.22	LSI53C1020A 384-Pin Pinout by Signal Name	5-27
5.23	LSI53C1020A 384-Pin Pinout by BGA Position	5-29
A.24	LSI53C1020 PCI Registers	A-1
A.25	LSI53C1020 PCI I/O Space Registers	A-3
A.26	LSI53C1020 PCI Memory [0] Registers	A-4

Chapter 1 Introduction

This chapter provides a general overview of the LSI53C1020/1020A PCI-X to Ultra320 SCSI Controller. This chapter contains the following sections:

- Section 1.1, "General Description"
- Section 1.2, "Benefits of the Fusion-MPT Architecture"
- Section 1.3, "Benefits of PCI-X"
- Section 1.4, "Benefits of Ultra320 SCSI"
- Section 1.5, "Benefits of SureLINK (Ultra320 SCSI Domain Validation)"
- Section 1.6, "Benefits of LVDlink Technology"
- Section 1.7, "Benefits of TolerANT® Technology"
- Section 1.8, "Summary of LSI53C1020 Features"

1.1 General Description

The LSI53C1020/1020A PCI-X to Single Channel Ultra320 SCSI Controllers bring Ultra320 SCSI performance to host adapter, workstation, and server designs, making it easy to add a highperformance SCSI bus to any PCI or PCI-X system.

The LSI53C1020 SCSI controller is available in a 456-pin BGA package. The LSI53C1020A SCSI controller is available in a 448-pin BGA package that is pin-compatible with the LSI53C1020 controller and also in a smaller 384-pin BGA package. The LSI53C1020 controller and the 448-pin BGA package of the LSI53C1020A controller are pin compatible with the LSI53C1000R PCI to Ultra160 SCSI Controller, to provide an easy and safe migration path to Ultra320 SCSI. The LSI53C1020/1020A supports up to a 64-bit, 133 MHz PCI-X bus. The Ultra320 SCSI features for the LSI53C1020/1020A include: double transition (DT) clocking, packetized protocol, paced transfers, quick arbitrate and select (QAS), skew compensation, intersymbol interference (ISI) compensation, cyclic redundancy check (CRC), and domain validation technology. These features comply with the American National Standard Institute (ANSI) T10 SCSI Parallel Interface-4 (SPI-4) draft specification.

DT clocking enables the LSI53C1020/1020A to achieve data transfer rates of up to 320 megabytes per second (Mbytes/s). Packetized protocol increases data transfer capabilities with SCSI information units. QAS minimizes SCSI bus latency by allowing the bus to directly enter the arbitration/selection bus phase after a SCSI disconnect and skip the busfree phase. Skew compensation permits the LSI53C1020/1020A to adjust for cable and bus skew on a per-device basis. Paced transfers enable high-speed data transfers during DT data phases by using the REQ/ACK transition as a free-running data clock. Precompensation enables the LSI53C1020/1020A to adjust the signal drive strength to compensate for the charge present on the cable. CRC improves the SCSI data transmission integrity through enhanced detection of communication errors. SureLINK[™] Domain Validation detects the SCSI bus configuration and adjusts the SCSI transfer rate to optimize bus interoperability and SCSI data transfer rates. SureLINK Domain Validation provides three levels of domain validation, assuring robust system operation.

The LSI53C1020/1020A supports a local memory bus, which supports a standard serial EEPROM and allows local storage of the BIOS in Flash ROM memory. The LSI53C1020/1020A supports programming of local Flash ROM memory for BIOS updates. Figure 1.1 shows a typical LSI53C1020/1020A board application connected to external ROM memory.

<u>Note:</u> In the rest of this document, *LSI53C1020* refers to both the LSI53C1020 SCSI controller and the LSI53C1020A SCSI controller, unless specifically noted. Chapter 5 includes pinout diagrams and mechanical drawings for both of these SCSI controllers.



Figure 1.1 Typical LSI53C1020 Board Application

The LSI53C1020 integrates a high-performance Ultra320 SCSI core and a 64-bit, 133 MHz PCI-X bus master direct memory access (DMA) core. The LSI53C1020 employs two ARM966E-S[™] processors to meet the data transfer flexibility requirements of the Ultra320 SCSI, PCI, and PCI-X specifications. Separate ARM[®] processors support the SCSI channel and the PCI/PCI-X interface.

These processors implement the Fusion-MPT[™] architecture, a multithreaded I/O algorithm that supports data transfers between the host system and SCSI devices with minimal host processor intervention. Fusion-MPT technology provides an efficient architecture that solves the protocol overhead problems of previous intelligent and nonintelligent adapter designs.

LVDlink[™] technology is the LSI Logic implementation of Low Voltage Differential (LVD) SCSI. LVDlink transceivers allow the LSI53C1020 to perform either Single-Ended (SE) or LVD transfers. Figure 1.2 illustrates a typical LSI53C1020 system application.



Figure 1.2 Typical LSI53C1020 System Application

The LSI53C1020 supports the Integrated RAID[™] solution. The Integrated RAID solution provides cost benefits for the server or workstation market where the extra performance, storage capacity, and/or redundancy of a RAID configuration are required. The two components of the Integrated RAID solution are:

- Integrated Mirroring[™] (IM), which provides features of RAID 1 and RAID 1E. The Integrated Mirroring feature provides physical mirroring of the boot volume through LSI53C1020 firmware. This feature provides extra reliability for the system's boot volume without burdening the host CPU. The runtime mirroring of the boot drive is transparent to the BIOS, drivers, and operating system.
- Integrated Striping[™] (IS), which provides features of RAID 0. The IS feature writes data across multiple disks instead of onto one disk. This is accomplished by partitioning each disk's storage space into

64 Kbyte stripes. These stripes are interleaved round-robin, so that the combined storage space is composed alternately of stripes from each disk.

The Fusion-MPT architecture provides the interface to the SCSI chip/firmware to enable the Integrated Striping and Integrated Mirroring features. LSI Logic's CIM interface software is used to continuously monitor IM volumes and IS volumes and to report status and error conditions as they arise.

A BIOS-based configuration utility is provided to create the IM and IS volumes. A DOS-based configuration utility is also provided for use on the manufacturing floor.

For more information about the Integrated RAID solution, see the *Integrated RAID User's Guide*, DB15-000292.

1.2 Benefits of the Fusion-MPT Architecture

The Fusion-MPT architecture provides an open architecture that is ideal for SCSI, Fibre Channel, and other emerging interfaces. The I/O interface is interchangeable at the system and application level; embedded software uses the same device interface for SCSI and Fibre Channel implementations, just as application software uses the same storage management interfaces for SCSI and Fibre Channel implementations. LSI Logic provides Fusion-MPT device drivers that are binary compatible between Fibre Channel and Ultra320 SCSI interfaces.

The Fusion-MPT architecture improves overall system performance by requiring only a thin device driver, which offloads the intensive work of managing SCSI I/Os from the system processor to the LSI53C1020. Developed from the proven SDMS[™] solution, the Fusion-MPT architecture delivers unmatched performance of up to 50,000 Ultra320 SCSI I/Os per second with minimal system overhead or device maintenance. The use of thin, easy-to-develop, common OS device drivers accelerates time to market by reducing device driver development and certification times.

The Fusion-MPT architecture provides an *interrupt coalescing* feature. Interrupt coalescing allows an I/O controller to send multiple reply messages in a single interrupt to the host processor. Sending multiple reply messages per interrupt reduces context switching of the host processor and maximizes the host processor efficiency, which results in a significant improvement of system performance. To use the interrupt coalescing feature, the host processor must be able to accept and manage multiple replies per interrupt.

The Fusion-MPT architecture also provides built-in device driver stability because the device driver need not change for each revision of the LSI53C1020 silicon or firmware. This architecture is a reliable, constant interface between the host device driver and the LSI53C1020. Changes within the LSI53C1020 are transparent to the host device driver, operating system, and user. The Fusion-MPT architecture also saves the user significant development and maintenance effort because it is not necessary to alter or redevelop the device driver when a revision of the LSI53C1020 device or firmware occurs.

1.3 Benefits of PCI-X

PCI-X doubles the maximum clock frequency of the conventional PCI bus. The *PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a*, defines enhancements to the proven *PCI Local Bus Specification, Revision 2.2.* PCI-X provides more efficient data transfers by enabling registered inputs and outputs, improves buffer management by including transaction information with each data transfer, and reduces bus overhead by restricting the use of wait states and disconnects. PCI-X also reduces host processor overhead by providing a wide range of error recovery implementations.

The LSI53C1020 supports up to a 133 MHz, 64-bit PCI-X bus and is backward compatible with previous versions of the PCI/PCI-X bus. The LSI53C1020 includes transaction information with all PCI-X transactions to enable more efficient buffer management schemes. Each PCI-X transaction contains a transaction sequence identifier (Tag), the identity of the initiator, and the number of bytes in the sequence. The LSI53C1020 clocks PCI-X data directly into and out of registers, which creates a more efficient data path. The LSI53C1020 increases bus efficiency because it does not insert wait states after the initial data phase when acting as a PCI-X target and never inserts wait states when acting as a PCI-X initiator.

1.4 Benefits of Ultra320 SCSI

Ultra320 SCSI is an extension of the SPI-4 draft specification that allows faster synchronous SCSI data transfer rates than Ultra160 SCSI. When enabled, Ultra320 SCSI performs 160 megatransfers per second, resulting in approximately double the synchronous data transfer rates of Ultra160 SCSI. The LSI53C1020 performs 16-bit, Ultra320 SCSI synchronous data transfers as fast as 320 Mbytes/s. This advantage is most noticeable in heavily loaded systems or large block size applications, such as video on-demand and image processing.

Ultra320 SCSI doubles both the data and clock frequencies from Ultra160 SCSI. Due to the increased data and clock speeds, Ultra320 SCSI introduces skew compensation and ISI compensation. These new features simplify system design by resolving timing issues at the chip level. Skew compensation adjusts for timing differences between data and clock signals caused by cabling, board traces, and so on. ISI compensation enhances the first pulse after a change in state to ensure data integrity.

Ultra320 SCSI includes CRC, which offers higher levels of data reliability by ensuring complete integrity of transferred data. CRC is a 32-bit scheme, referred to as CRC-32. CRC guarantees detection of all single or double bit errors, as well as any combination of bit errors within a single 32-bit range.

1.5 Benefits of SureLINK (Ultra320 SCSI Domain Validation)

SureLINK Domain Validation software ensures robust SCSI interconnect management and low-risk Ultra320 SCSI implementations by extending the domain validation guidelines documented in the SPI-4 specifications. Domain validation verifies that the system is capable of transferring data at Ultra320 SCSI speeds, allowing the LSI53C1020 to renegotiate to a lower data transfer speed and bus width if necessary. SureLINK Domain Validation is the software control for the domain validation manageability enhancements in the LSI53C1020. SureLINK Domain Validation software provides domain validation management at boot time as well as during system operation. SureLINK Domain Validation provides three levels of integrity checking on a per-device basis: Basic (Level 1) with inquiry command; Enhanced (Level 2) with read/write buffer; and Margined (Level 3) with margining of drive strength and slew rates.

1.6 Benefits of LVDlink Technology

The LSI53C1020 supports LVD through LVDlink technology. This signaling technology increases the reliability of SCSI data transfers over longer distances than are supported by SE SCSI. The low current output of LVD allows the I/O transceivers to be integrated directly onto the chip. To allow the use of the LSI53C1020 in both legacy and Ultra320 SCSI applications, this device features universal LVDlink transceivers that support LVD SCSI and SE SCSI.

1.7 Benefits of TolerANT[®] Technology

The LSI53C1020 features TolerANT technology, which provides active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation causes the SCSI Request, Acknowledge, Data, and Parity signals to be actively driven HIGH rather than passively pulled up by terminators.

TolerANT receiver technology improves data integrity in unreliable cabling environments where other devices would be subject to data corruption. TolerANT receivers filter the SCSI bus signals to eliminate unwanted transitions, without the long signal delay associated with RC-type input filters. This improved driver and receiver technology helps ensure correct clocking of data. TolerANT input signal filtering is a built-in feature of the LSI53C1020 and all LSI Logic Fast SCSI, Ultra SCSI, Ultra2 SCSI, Ultra160 SCSI, and Ultra320 SCSI devices.

TolerANT technology increases noise immunity, balances duty cycles, and improves SCSI transfer rates. In addition, TolerANT SCSI devices do not cause glitches on the SCSI bus at power-up or power-down, which protects other devices on the bus from data corruption. When used with the LVDlink transceivers, TolerANT technology provides excellent signal quality and data reliability in real world cabling environments. TolerANT technology is compatible with both the Alternative One and Alternative Two termination schemes proposed by ANSI.

1.8 Summary of LSI53C1020 Features

This section provides a summary of the LSI53C1020 features and benefits. It contains information on SCSI Performance, PCI Performance, Integration, Flexibility, Reliability, and Testability.

1.8.1 SCSI Performance

The LSI53C1020 contains the following SCSI performance features:

- Supports Ultra320 SCSI
 - Paced transfers using a free-running clock
 - 320 Mbytes/s SCSI data transfer rate
 - Mandatory packetized protocol
 - Quick arbitrate and select (QAS)
 - Skew compensation with bus training
 - Transmitter precompensation to overcome ISI effects for SCSI data signals
 - Retained training information (RTI)
- Offers a performance-optimized architecture
 - Two ARM966E-S processors provide high performance with low latency
 - Designed for optimal packetized performance
- Uses proven integrated LVDlink transceivers for direct attach to either LVD or SE SCSI buses with precision-controlled slew rates
- Supports expander communication protocol (ECP)
- Uses the Fusion-MPT (Message Passing Technology) drivers to provide full operating system support for the Windows, Linux, Solaris, SCO OpenServer, UnixWare, OpenUnix 8, and NetWare operating systems

1.8.2 PCI Performance

The LSI53C1020 supports the following PCI features:

- Has a 133 MHz, 64-bit PCI/PCI-X interface that:
 - Operates at 33 MHz or 66 MHz PCI
 - Operates at up to 133 MHz PCI-X
 - Supports 32-bit or 64-bit data
 - Supports 32-bit or 64-bit addressing through Dual Address Cycles (DACs)
 - Provides a theoretical 1066 Mbytes/s zero wait state transfer rate
 - Complies with *PCI Local Bus Specification*, Revision 2.2 (LSI53C1020) or Revision 2.3 (LSI53C1020A)
 - Complies with the PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a
 - Complies with the PCI Power Management Interface Specification, Revision 1.1
 - Complies with the PC2001 System Design Guide
- Offers unmatched performance through the Fusion-MPT architecture
- Provides high throughput and low CPU utilization to offload the host processor
- Uses SCSI Interrupt Steering Logic (SISL) to provide alternate interrupt routing for RAID applications
- Reduces Interrupt Service Routine (ISR) overhead with interrupt coalescing
- Supports 32-bit or 64-bit data bursts with variable burst lengths
- Supports the PCI Cache Line Size register
- Supports the PCI Memory Write and Invalidate, Memory Read Line, and Memory Read Multiple commands
- Supports the PCI-X Memory Read Dword, Split Completion, Memory Read Block, and Memory Write Block commands
- Supports up to eight PCI-X outstanding split transactions
- Supports Message Signaled Interrupts (MSIs)

1.8.3 Integration

The following features make the LSI53C1020 easy to integrate:

- Is backward compatible with previous revisions of the PCI and SCSI specifications
- 448-pin and 456-pin BGA packages are pin compatible with the LSI53C1000R SCSI controller
- Provides a low-risk migration path to Ultra320 SCSI from the LSI53C1000R
- Supports a full 32-bit or 64-bit PCI/PCI-X DMA bus master
- Reduces time to market with the Fusion-MPT architecture
 - Single driver binary for SCSI and Fibre Channel products
 - Thin, easy to develop drivers
 - Reduced integration and certification effort
- Provides integrated LVDlink transceivers

1.8.4 Flexibility

The following features increase the flexibility of the LSI53C1020:

- Universal LVD transceivers are backward compatible with SE devices
- Provides a flexible programming interface to tune I/O performance or to adapt to unique SCSI devices
- Supports MSI or pin-based (INTA/ or ALT_INTA/) interrupt signaling
- Can respond with multiple SCSI IDs
- Is compatible with 3.3 V and 5.0 V PCI signaling
 - Drives and receives 3.3 V PCI signals
 - Receives 5.0 V PCI if the PCI5VBIAS pin connects to 5.0 V, but does not drive 5.0 V signals on the PCI bus

1.8.5 Reliability

The following features enhance the reliability of the LSI53C1020:

• Supports ISI compensation

- Provides 2 kV electrostatic discharge (ESD) protection on SCSI signals
- Provides latch-up protection greater than 150 mA
- Provides voltage feed-through protection
- Supports the Integrated RAID (IR) solution to provide physical mirroring or striping of the boot volume
- Has a high proportion of power and ground pins
- Provides power and ground isolation of I/O pads and internal chip logic
- Supports CRC checking and generation in double transition (DT) phases
- Provides comprehensive SureLINK Domain Validation technology:
 - Basic (Level 1) with inquiry command
 - Enhanced (Level 2) with read/write buffer
 - Margined (Level 3) with margining of drive strength and slew rates
- Supports TolerANT technology, which provides:
 - Active negation of SCSI Data, Parity, Request, and Acknowledge signals for improved SCSI transfer rates
 - Input signal filtering on SCSI receivers for improved data integrity, even in noisy cabling environments

1.8.6 Testability

These features enhance the testability of the LSI53C1020:

- Allows all SCSI signals to be accessed through programmed I/O
- Supports JTAG boundary scan
- Provides ARM Multi-ICE[®] test interface for debugging purposes

Chapter 2 Functional Description

This chapter provides a subsytem level overview of the LSI53C1020, a discussion of the Fusion-MPT architecture, and a functional description of the LSI53C1020 interfaces. This chapter contains the following sections:

- Section 2.1, "Block Diagram Description"
- Section 2.2, "Fusion-MPT Architecture Overview"
- Section 2.3, "PCI Functional Description"
- Section 2.4, "Ultra320 SCSI Functional Description"
- Section 2.5, "External Memory Interfaces"
- Section 2.6, "Serial EEPROM Interface"
- Section 2.7, "Zero Channel RAID"
- Section 2.8, "Multi-ICE Test Interface"

The LSI53C1020 is a high-performance, intelligent PCI-X to Ultra320 SCSI Controller. The LSI53C1020 controller supports the *PCI Local Bus Specification, Revision 2.2*; the LSI53C1020A controller supports Revision 2.3 of this spec. Both controllers support the *PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a* and the proposed *SCSI Parallel Interface-4* (SPI-4) draft standard.

<u>Note:</u> In the rest of this chapter, *LSI53C1020* refers to both the LSI53C1020 SCSI controller and the LSI53C1020A SCSI controller, unless specifically noted.

The LSI53C1020 employs the Fusion-MPT architecture to ensure robust system performance, to support binary compatibility of host software between the LSI Logic SCSI and Fibre Channel products, and to significantly reduce software development time. Refer to the *Fusion-MPT Device Management User's Guide* for more information on the

Fusion-MPT architecture and how to control the LSI53C1020 using Fusion-MPT technology.

2.1 Block Diagram Description

The LSI53C1020 consists of two major modules: a host interface module and an Ultra320 SCSI channel module. The modules consist of the following components:

- Host Interface Module
 - Up to a 64-bit, 133 MHz PCI/PCI-X Interface
 - System Interface
 - I/O Processor (IOP)
 - DMA Arbiter and Router
 - Shared RAM
 - External Memory Interface
 - ◊ Flash ROM Memory Controller
 - ◊ NVSRAM
 - Timer and Configuration Control
 - Oevice Configuration Controller
 - ◊ Serial EEPROM Interface Controller
 - ◊ General Purpose I/O (GPIO) Interface
 - Ohip Timer
- Ultra320 SCSI Channel Module
 - Datapath Engine
 - Context Manager
 - Ultra320 SCSI Core

Figure 2.1 illustrates the relationship between these modules.



Figure 2.1 LSI53C1020 Block Diagram

2.1.1 Host Interface Module Description

The host interface module provides an interface between the host driver and the SCSI channel. The host interface module controls system DMA transfers and the host side of the Fusion-MPT architecture. It also supports the external memory, serial EEPROM, and GPIO interfaces. This subsection provides a detailed explanation of the host interface submodules.

2.1.1.1 PCI Interface

The LSI53C1020 provides a PCI-X interface that supports up to a 64-bit, 133 MHz PCI-X bus. The interface is compatible with all previous implementations of the PCI specification. For more information on the PCI interface, refer to Section 2.3, "PCI Functional Description," page 2-8.

2.1.1.2 System Interface

The system interface efficiently passes messages between the LSI53C1020 and other I/O agents using a high-performance, packetized, mailbox architecture. The LSI53C1020 system interface coalesces PCI interrupts to minimize traffic on the PCI bus and maximize system performance.

All host accesses to the IOP, external memory, and timer and configuration subsystems pass through the system interface and use the primary bus. The host system initiates data transactions on the primary bus with the system interface registers. PCI Memory Space [0] and the PCI I/O Base Address registers identify the location of the system interface register set. Chapter 4, "PCI Host Register Description," provides a bit-level description of the system interface register set.

2.1.1.3 I/O Processor (IOP)

The LSI53C1020 I/O processor (IOP) is a 32-bit ARM966E-S RISC processor. The IOP controls the system interface and uses the Fusion-MPT architecture to manage the host side of non-DMA accesses to the Ultra320 SCSI bus. The context manager uses the Fusion-MPT architecture to control the SCSI side of data transfers. The IOP and Context Manager completely manage all SCSI I/Os without host intervention. Refer to Section 2.2, "Fusion-MPT Architecture Overview," page 2-7, for more information on the Fusion-MPT architecture.

2.1.1.4 DMA Arbiter and Router

The descriptor-based DMA Arbiter and Router subsystem manages the transfer of memory blocks between local memory and the host system. The DMA channel includes PCI bus master interface logic, the internal bus interface logic, and a 256-byte system DMA FIFO.

2.1.1.5 Shared RAM

The host interface module physically contains the 96 Kbyte shared RAM. However, both the host interface module and the SCSI channel module access the shared RAM. The shared RAM holds a portion of the IOP and context manager firmware, as well as the request message queue and reply message queue. All non-DMA data transfers that use the request and reply message queues pass through the shared RAM.

2.1.1.6 External Memory Controller

The external memory controller subsystem provides a direct interface between the primary bus and the external memory subsystem. MAD[7:0] and MADP[0] compose the external memory bus. The LSI53C1020 supports the Flash ROM and NVSRAM interfaces through the external memory controller. The Flash ROM is optional if the LSI53C1020 is not the boot device and a suitable driver exists to initialize the device. The LSI53C1020 uses the NVSRAM for write journaling when an Integrated Mirroring (IM) volume is defined. Write journaling is used to verify that the mirrored disks in the IM volume are synchronized with each other. For a detailed description of this block refer to Section 2.5, "External Memory Interfaces," page 2-23.

During power-up or reset the LSI53C1020 uses the MAD[15:0] and MADP[1:0] signals as Power-On Sense pins, which configure the LSI53C1020 through their pull-up or pull-down settings. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-18, for a description of the Power-On Sense pin configuration options.

2.1.1.7 Timer, GPIO, and Configuration

This subsystem provides a free-running timer to allow event time stamping and also controls the GPIO, LED, and serial EEPROM interfaces. The LSI53C1020 uses the free-running timer to aid in tracking and managing SCSI I/Os. The LSI53C1020 generates the free-running timer's microsecond time base by dividing the SCSI reference clock by 40.

The LSI53C1020 provides eight GPIO pins (GPIO[7:0]). These pins are under the control of the LSI53C1020 and default to the input mode upon PCI reset. The LSI53C1020 also provides two LED pins: A_LED/ and HB_LED/. Either firmware or hardware controls A_LED/. The

LSI53C1020 firmware controls HB_LED/ (heartbeat LED). HB_LED/ indicates that the IOP is operational.

A 2-wire serial interface provides a connection to a nonvolatile external serial EEPROM. The serial EEPROM stores PCI configuration parameters for the LSI53C1020. Refer to Section 2.6, "Serial EEPROM Interface," page 2-27, for more information concerning the serial EEPROM.

2.1.2 SCSI Channel Module Description

The LSI53C1020 provides one SCSI bus channel. An Ultra320 SCSI core, a datapath engine, and a context manager support this SCSI channel. Refer to Section 2.4, "Ultra320 SCSI Functional Description," page 2-18, for an operational description of the LSI53C1020 SCSI channel.

2.1.2.1 Ultra320 SCSI Core

The Ultra320 SCSI core controls the SCSI bus interface.

2.1.2.2 Datapath Engine

The datapath engine manages the SCSI side of DMA transactions between the SCSI bus and the host system.

2.1.2.3 Context Manager

The context manager is an ARM966E-S processor. It controls the SCSI channel side of the LSI53C1020 Fusion-MPT architecture. The context manager controls the outbound queues, target mode I/O mapping, disconnect and reselect sequences, scatter/gather lists, and status reports.

2.2 Fusion-MPT Architecture Overview

The Fusion-MPT architecture provides two I/O methods for the host system to communicate with the IOP: the system interface doorbell and the message queues.

The system interface doorbell is a simple, message-passing mechanism that allows the PCI host system and IOP to exchange single, 32-bit dword messages. When the host system writes to the doorbell, the LSI53C1020 hardware generates a maskable interrupt to the IOP, which can then read the doorbell value and take the appropriate action. When the IOP writes a value to the doorbell, the LSI53C1020 hardware generates a maskable interrupt to the host system. The host system can then read the doorbell value and take the appropriate action.

There are two 32-bit message queues: the request message queue and the reply message queue. The host uses the request queue to request an action by the LSI53C1020, and the LSI53C1020 uses the reply queue to return status information to the host. The request message queue consists of only the request post FIFO. The reply message queue consists of both the reply post FIFO and the reply free FIFO. The shared RAM contains the message queues.

Communication using the message queues occurs through request messages and reply messages. Request message frame descriptors are pointers to the request message frames and are passed through the request post FIFO. The request message frame data structure is up to 128 bytes in length and includes a message header and a payload. The header uniquely identifies the message. The payload contains information that is specific to the request. Reply message frame descriptors have one of two formats and are passed through the reply post FIFO. When indicating the successful completion of a SCSI I/O, the IOP writes the reply message frame descriptor using the Context Reply format, which is a message context. If a SCSI I/O does not complete successfully, the IOP uses the Address Reply format. In this case, the IOP pops a reply message frame from the reply free FIFO, generates a reply message describing the error, writes the reply message to system memory, and writes the address of the reply message frame to the reply post FIFO. The host can then read the reply message and take the appropriate action.

The doorbell mechanism provides both a high-priority communication path that interrupts the host system device driver and an alternative communication path to the message queues. Because data transport through the system doorbell occurs a single dword at a time, use the LSI53C1020 message queues for normal operation and data transport.

2.3 PCI Functional Description

The host PCI interface complies with the *PCI Local Bus Specification, Revision 2.2* (LSI53C1020 controller), or Revision 2.3 (LSI53C1020A controller) and with the *PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.* The LSI53C1020 supports up to a 133 MHz, 64-bit PCI-X bus. The LSI53C1020 provides support for 64-bit addressing with Dual Address Cycle (DAC).

2.3.1 PCI Addressing

The three physical address spaces the PCI specification defines are:

- PCI Configuration Space
- PCI I/O Space for operating registers
- PCI Memory Space for operating registers

The following sections describe the PCI address spaces.

2.3.1.1 PCI Configuration Space

The LSI53C1020 defines the PCI Configuration Space registers for the PCI function. The configuration space is a contiguous 256 x 8-bit set of addresses. The system BIOS initializes the configuration registers using PCI configuration cycles. The LSI53C1020 decodes C_BE[3:0]/ to determine if a PCI cycle intends to access the configuration register space. The IDSEL signal behaves as a chip select signal that enables access to the configuration register space only. The LSI53C1020 ignores configuration read/write cycles when IDSEL is not asserted.

2.3.1.2 PCI I/O Space

The PCI specification defines I/O Space as a contiguous, 32-bit I/O address that all system resources share, including the LSI53C1020. The

I/O Base Address register determines the 256-byte PCI I/O area that the PCI device occupies.

2.3.1.3 PCI Memory Space

The LSI53C1020 contains two PCI memory spaces: PCI Memory Space [0] and PCI Memory Space [1]. PCI Memory Space [0] supports normal memory accesses, while PCI Memory Space [1] supports diagnostic memory accesses. The LSI53C1020 requires 64 Kbytes of memory space.

The PCI specification defines memory space as a contiguous, 64-bit memory address that all system resources share. The Memory [0] Low and Memory [0] High registers determine which 64 Kbyte memory area PCI Memory Space [0] occupies. The Memory [1] Low and Memory [1] High registers determine which 64 Kbyte memory area PCI Memory Space [1] occupies.

2.3.2 PCI Commands and Functions

Bus commands indicate to the target the type of transaction the master is requesting. The master encodes the bus commands on the C_BE[3:0]/ lines during the address phase. The PCI bus command encodings appear in Table 2.1.

C_BE[3:0]/	PCI Command	PCI-X Command	Supports as Master	Supports as Slave
0b0000	Interrupt Acknowledge	Interrupt Acknowledge	No	No
0b0001	Special Cycle	Special Cycle	No	No
0b0010	I/O Read	I/O Read	Yes	Yes
0b0011	I/O Write	I/O Write	Yes	Yes
0b0100	Reserved	Reserved	N/A	N/A
0b0101	Reserved	Reserved	N/A	N/A
0b0110	Memory Read	Memory Read Dword	Yes	Yes
0b0111	Memory Write	Memory Write	Yes	Yes
0b1000	Reserved	Alias to Memory Read Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1001	Reserved	Alias to Memory Write Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1010	Configuration Read	Configuration Read	No	Yes
0b1011	Configuration Write	Configuration Write	No	Yes
0b1100	Memory Read Multiple	Split Completion	Yes	Yes ²
0b1101	Dual Address Cycle	Dual Address Cycle	Yes	Yes
0b1110	Memory Read Line	Memory Read Block	Yes	Yes ²
0b1111	Memory Write and Invalidate	Memory Write Block	Yes	Yes ³

Table 2.1 PCI/PCI-X Bus Commands and Encodings¹

1. The LSI53C1020 ignores reserved commands as a slave and never generates them as a master.

2. When acting as a slave in the PCI mode, the LSI53C1020 supports this command as the PCI Memory Read command.

3. When acting as a slave in the PCI mode, the LSI53C1020 supports this command as the PCI Memory Write command.

The following sections describe how the LSI53C1020 implements these commands.

2.3.2.1 Interrupt Acknowledge Command

The LSI53C1020 ignores this command as a slave and never generates it as a master.
2.3.2.2 Special Cycle Command

The LSI53C1020 ignores this command as a slave and never generates it as a master.

2.3.2.3 I/O Read Command

This command reads data from an agent mapped in the I/O address space. When decoding I/O commands, the LSI53C1020 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.4 I/O Write Command

This command writes data to an agent mapped in the I/O address space. When decoding I/O commands, the LSI53C1020 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.5 Memory Read Command

The LSI53C1020 uses this command to read data from an agent mapped in the memory address space. The target can perform an anticipatory read if such a read produces no side effects. The LSI53C1020 supports this command when operating in the PCI bus mode.

2.3.2.6 Memory Read Dword Command

This command reads up to a single dword of data from an agent mapped in the memory address space and can only be initiated as a 32-bit transaction. The target can perform an anticipatory read if such a read produces no side effects. The LSI53C1020 supports this command when operating in the PCI-X bus mode.

2.3.2.7 Memory Write Command

This command writes data to an agent mapped in the memory address space. The target assumes responsibility for data coherency when it returns "ready." The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.8 Alias to Memory Read Block Command

This command is reserved for future implementations of the PCI specification. The LSI53C1020 never generates this command as a master. When a slave, the LSI53C1020 supports this command using the Memory Read Block command.

2.3.2.9 Alias to Memory Write Block Command

This command is reserved for future implementations of the PCI specification. The LSI53C1020 never generates this command as a master. When a slave, the LSI53C1020 supports this command using the Memory Write Block command.

2.3.2.10 Configuration Read Command

This command reads the configuration space of a device. The LSI53C1020 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the LSI53C1020 by asserting its IDSEL signal when AD[1:0] equal 0b00. During the address phase of a configuration cycle, AD[7:2] address one of the 64 dword registers in the configuration space of each device. C_BE[3:0]/ address the individual bytes within each dword register and determine the type of access to perform. Bits AD[10:8] address the PCI Function Configuration Space (AD[10:8] = 0b000). The LSI53C1020 treats AD[63:11] as logical don't cares.

2.3.2.11 Configuration Write Command

This command writes the configuration space of a device. The LSI53C1020 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the LSI53C1020 by asserting its IDSEL signal when bits AD[1:0] equal 0b00. During the address phase of a configuration cycle, bits AD[7:2] address one of the 64 Dword registers in the configuration space of each device. C_BE[3:0]/ address the individual bytes within each Dword register and determine the type of access to perform. Bits AD[10:8] decode the PCI Function Configuration Space (AD[10:8] = 0b000). The LSI53C1020 treats AD[63:11] as logical don't cares.

2.3.2.12 Memory Read Multiple Command

This command is identical to the Memory Read command, except it additionally indicates that the master intends to fetch multiple cache lines before disconnecting. The LSI53C1020 supports PCI Memory Read Multiple functionality when operating in the PCI mode and determines when to issue a Memory Read Multiple command instead of a Memory Read command.

Burst Size Selection – The Read Multiple command reads multiple cache lines of data during a single bus ownership. The number of cache lines the LSI53C1020 reads is a multiple of the cache line size, which Revision 2.2 of the PCI specification provides. The LSI53C1020 selects the largest multiple of the cache line size based on the amount of data to transfer.

2.3.2.13 Split Completion Command

Split transactions in PCI-X replace the delayed transactions in conventional PCI. The LSI53C1020 supports up to eight outstanding split transactions when operating in the PCI-X mode. A split transaction consists of at least two separate bus transactions: a split request, which the requester initiates, and one or more split completion commands, which the completer initiates. Revision 1.0a of the PCI-X addendum permits split transaction completion for the Memory Read Block, Alias to Memory Read Block, Memory Read Dword, Interrupt Acknowledge, I/O Read, I/O Write, Configuration Read, and Configuration Write commands. When operating in the PCI-X mode, the LSI53C1020 supports the Split Completion command for all of these commands except the Interrupt Acknowledge command, which the LSI53C1020 neither responds to nor generates.

2.3.2.14 Dual Address Cycles Command

The LSI53C1020 performs Dual Address Cycles (DACs), according to the *PCI Local Bus Specification, Revision 2.2.* The LSI53C1020 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.15 Memory Read Line Command

This command is identical to the Memory Read command except it additionally indicates that the master intends to fetch a complete cache line. The LSI53C1020 supports this command when operating in the PCI mode.

2.3.2.16 Memory Read Block Command

The LSI53C1020 uses this command to read from memory. The LSI53C1020 supports this command when operating in the PCI-X mode.

2.3.2.17 Memory Write and Invalidate Command

This command is identical to the Memory Write command, except it additionally guarantees a minimum transfer of one complete cache line. The master uses this command when it intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register. The LSI53C1020 determines when to issue a Write and Invalidate command instead of a Memory Write command and supports this command when operating in the PCI bus mode.

Alignment – The LSI53C1020 uses the calculated line size value to determine if the current address aligns to the cache line size. If the address does not align, the LSI53C1020 bursts data using a noncache command. If the starting address aligns, the LSI53C1020 issues a Memory Write and Invalidate command using the cache line size as the burst size.

Multiple Cache Line Transfers – The Memory Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The LSI53C1020 issues a burst transfer as soon as it reaches a cache line boundary. The PCI Local Bus specification states that the transfer size must be a multiple of the cache line size. The LSI53C1020 selects the largest multiple of the cache line size based on the transfer size. When the DMA buffer contains less data than the value Cache Line Size register specifies, the LSI53C1020 issues a Memory Write command on the next cache boundary to complete the data transfer.

2.3.2.18 Memory Write Block Command

The LSI53C1020 uses this command to burst data to memory. The LSI53C1020 supports this command when operating in the PCI-X bus mode.

2.3.3 PCI Arbitration

The LSI53C1020 contains a bus mastering function for the SCSI function and for the system interface. The system interface bus mastering function manages DMA operations as well as the request and reply message frames. The SCSI channel bus mastering functions manage data transfers across the SCSI channel.

The LSI53C1020 uses a REQ/-GNT/ signal pair to arbitrate for access to the PCI bus. To ensure fair access to the PCI bus, the internal arbitration uses a round robin arbitration scheme to decide which of the two internal bus mastering functions can arbitrate for access to the PCI bus.

2.3.4 PCI Cache Mode

The LSI53C1020 supports an 8-bit Cache Line Size register. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. The LSI53C1020 determines when to issue a PCI cache command (Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate), or PCI noncache command (Memory Read or Memory Write command).

2.3.5 PCI Interrupts

The LSI53C1020 signals an interrupt to the host processor either using PCI interrupt pins, INTA/ and ALT_INTA/, or using Message Signaled Interrupts (MSIs). If using the PCI interrupt pins, the Interrupt Request Routing Mode bits in the Host Interrupt Mask register configure the routing of each interrupt to either the INTA/ and/or the ALT_INTA/ pin.

If using MSI, the LSI53C1020 does not signal interrupts on INTA/ or ALT_INTA/. Note that enabling MSI to mask PCI interrupts is a violation of the PCI specification. The LSI53C1020 supports one requested message and disables MSI after the chip powers up or resets.

The Host Interrupt Mask register also prevents the assertion of a PCI interrupt to the host processor by selectively masking reply interrupts and system doorbell interrupts. This register masks both pin-based and MSI-based interrupts.

2.3.6 Power Management

The LSI53C1020 complies with the *PCI Power Management Interface Specification, Revision 1.1,* and the *PC2001 System Design Guide*. The LSI53C1020 supports the D0, D1, D2, $D3_{hot}$, and $D3_{cold}$ power states. D0 is the maximum power state, and D3 is the minimum power state. Power State D3 is further categorized as $D3_{hot}$ or $D3_{cold}$. Powering the function off places it in the $D3_{cold}$ power state.

Bits [1:0] of the Power Management Control/Status register independently control the power state of the PCI device on the LSI53C1020. Table 2.2 provides the power state bit settings.

Power Management Control and Status Register, Bits [1:0]	Power State	Function
0b00	D0	Maximum Power
0b01	D1	Snooze Mode
0b10	D2	Coma Mode
0b11	D3	Minimum Power

Table 2.2Power States

The following sections describe the PCI Function Power States D0, D1, D2, and D3. As the device transitions from one power level to a lower one, the attributes that occur in the higher power state level carry into the lower power state level. For example, Power State D2 includes the attributes for Power State D1, as well as the attributes defined for Power State D2. The following sections describe the PCI Function power states in conjunction with the SCSI function.

2.3.6.1 Power State D0

Power State D0 is the maximum power state and is the power-up default state for each function. The LSI53C1020 is fully functional in this state.

2.3.6.2 Power State D1

According to the *PCI Power Management Interface Specification*, Power State D1 must have a power level equal to or lower than Power State D0.

A function in Power State D1 places the SCSI core in the snooze mode. In the snooze mode, a SCSI reset does not generate an IRQ/ signal.

2.3.6.3 Power State D2

According to the *PCI Power Management Interface Specification,* Power State D2 must have a power level equal to or lower than Power State D1. A function in this state places the SCSI core in the coma mode. Placing the PCI Function in Power State D2 disables the SCSI and DMA interrupts, and suppresses the following PCI Configuration Space Command register enable bits:

- I/O Space Enable
- Memory Space Enable
- Bus Mastering Enable
- SERR/Enable
- Enable Parity Error Response

Therefore, the memory and I/O spaces in a function cannot be accessed, and the PCI function cannot be a PCI bus master.

If the PCI function is changed from Power State D2 to Power State D1 or Power State D0, the PCI function restores the previous values of the PCI Command register and asserts any interrupts that were pending before the function entered Power State D2.

2.3.6.4 Power State D3

According to the *PCI Power Management Interface Specification,* Power State D3 must have a power level equal to or lower than Power State D2. Power State D3 is the minimum power state and includes the $D3_{hot}$ and $D3_{cold}$ settings. $D3_{hot}$ allows the device to transition to D0 using software. $D3_{cold}$ removes power from the LSI53C1020. $D3_{cold}$ can transition to D0 by applying VCC and resetting the device.

Placing a function in Power State D3 puts the LSI53C1020 core in the coma mode, clears the PCI Command register, and continually asserts the function's soft reset. Asserting soft reset clears all pending interrupts and 3-states the SCSI bus.

2.4 Ultra320 SCSI Functional Description

The Ultra320 SCSI channel supports wide SCSI synchronous transfer rates up to 320 Mbytes/s across an SE or LVD SCSI bus. The integrated LVDlink transceivers support both LVD and SE signals and do not require external transceivers. The LSI53C1020 supports the Ultra320 SCSI, Ultra160 SCSI, Ultra2 SCSI, Ultra SCSI, and Fast SCSI interfaces.

2.4.1 Ultra320 SCSI Features

This section describes how the LSI53C1020 implements the features in the SPI-4 draft specification.

2.4.1.1 Parallel Protocol Request (PPR)

A SCSI extended message negotiates the PPR parameters. The PPR parameters include the (1) transfer period; (2) maximum REQ/ACK offset; (3) QAS; (4) margin control settings (MCS); (5) transfer width; (6) IU_Request; (7) write flow; (8) read streaming; (9) RTI; (10) precompensation enable; (11) information unit transfers; and the (12) DT data phases between an initiator and a target.

2.4.1.2 Double Transition (DT) Clocking

Ultra160 SCSI and Ultra320 SCSI implement DT clocking to provide speeds up to 80 megatransfers per second (megatransfers/s) for Ultra160 SCSI, and up to 160 megatransfers/s for Ultra320 SCSI. When implementing DT clocking, a SCSI device samples data on both the asserting and deasserting edge of REQ/ACK. DT clocking is only valid using an LVD SCSI bus.

2.4.1.3 Intersymbol Interference (ISI) Compensation

ISI Compensation uses paced transfers and precompensation to enable high data transfer rates. Ultra320 SCSI data transfers require ISI Compensation.

Paced Transfers – The initiator and target must establish a paced transfer agreement that specifies the REQ/ACK offset and the transfer period before using this feature. Devices can only perform paced transfers during Ultra320 SCSI DT data phases. In paced transfers, the

device sourcing the data drives the REQ/ACK signal as a free-running clock. The transition of the REQ/ACK signal, either the assertion or the negation, clocks data across the bus. For successful completion of a paced transfer, the number of ACK transitions must equal the number of REQ transitions and both the REQ and ACK lines must be negated.

The P1 line indicates valid data in 4-byte quantities by using its phase. The transmitting device indicates the start of valid data state by holding the state of the P1 line for the first two data transfer periods. Beginning on the third data transfer period, the transmitting device continues the valid data state by toggling the state of the P1 line every two data transfer periods for as long as the data is valid. The transmitting device must toggle the P1 line coincident with the REQ/ACK assertion. The method provides a minimum data valid period of two transfer periods.

To pause the data transfer, the transmitting device reverses the phase of P1 by withholding the next transition of P1 at the start of the first two invalid data transfer periods. Beginning with the third invalid data transfer period, the transmitting device toggles the P1 line every two invalid data transfer periods until it sends valid data. The transmitting device returns to the valid data state by reversing the phase of the P1 line. The invalid data state must experience at least one P1 transition before returning to the valid data state. This method provides a minimum data invalid period of four transfer periods.

Figure 2.2 provides a waveform diagram of paced data transfers and illustrates the use of the P1 line.



Figure 2.2 Paced Transfer Example

The LSI53C1020 uses the PPR negotiation that the SPI-4 draft standard describes to establish a paced transfer agreement for each initiator-target pair.

Precompensation – When transmitting in the Ultra320 SCSI mode, the LSI53C1020 uses precompensation to adjust the strength of the REQ, ACK, parity, and data signals. When a signal transitions to HIGH or LOW, the LSI53C1020 boosts the signal drive strength for the first data transfer period, and then lowers the signal drive strength on the second data transfer period if the signal remains in the same state. The LSI53C1020 maintains the lower signal drive strength until the signal again transitions HIGH or LOW. Figure 2.3 illustrates the drivers performance with precompensation enabled and disabled.

Figure 2.3 Example of Precompensation



a. Drivers with Precompensation Disabled

b. Drivers with Precompensation Enabled



2.4.1.4 Packetized Transfers

Packetized transfers are also referred to as *information unit transfers*. They reduce overhead on the SCSI bus by merging several of the SCSI bus phases. Packetized transfers can only occur in DT Data phases. The initiator and target must establish either a DT synchronous transfer agreement or a paced transfer agreement before performing packetized transfers.

The number of bytes in an information unit transfer is always a multiple of four. If the number of bytes to transfer in the information unit is not a multiple of four, the LSI53C1020 transmits pad bytes to bring the byte count to a multiple of four.

2.4.1.5 Quick Arbitration and Selection (QAS)

When using packetized transfers, QAS allows devices to arbitrate for the bus immediately after the message phase. QAS reduces the bus overhead and maximizes bus bandwidth by skipping the bus free phase that normally follows a SCSI connection.

To perform QAS, the target sends a QAS request message to the initiator during the message phase of the bus. QAS-capable devices snoop the SCSI bus for the QAS request message. If a QAS request message is seen, devices can immediately move to the arbitration phase without going to the bus free phase. The LSI53C1020 employs a fairness algorithm to ensure that all devices have equal bus access.

2.4.1.6 Skew Compensation

The LSI53C1020 provides a method to account for and control system skew between the clock and data signals. Skew compensation is only available when the device operates in the Ultra320 SCSI mode. The initiator-target pair uses the training sequences in the SPI-4 draft standard to determine the skew compensation. Depending on the state of the RTI bit in the PPR negotiation, the LSI53C1020 can either execute this training pattern during each connection, or can execute the training pattern, store the adjustment parameters, and recall them on subsequent connections with the given device. The target determines when to execute the training pattern.

2.4.1.7 Cyclic Redundancy Check (CRC)

Ultra320 SCSI and Ultra160 SCSI devices employ CRC as an error detection code during the DT Data phases. These devices transfer four CRC bytes during the DT Data phases to ensure reliable data transfers.

2.4.1.8 SureLINK Domain Validation

SureLINK Domain Validation establishes the integrity of a SCSI bus connection between an initiator and a target. Under the SureLINK Domain Validation procedure, a host queries a device to determine its ability to communicate at the negotiated data transfer rate.

SureLINK Domain Validation provides three levels of integrity checking: Basic (Level 1) with inquiry command; Enhanced (Level 2) with read/write buffer; and Margined (Level 3) with drive strength margining and slew rate control. The basic check consists of an inquiry command to detect gross problems. The enhanced check sends a known data pattern using the read and write buffer commands to detect additional problems. The margined check verifies that the physical parameters have a reasonable operating margin. Use SureLINK Domain Validation only during the diagnostic system checks and not during normal system operation. If transmission errors occur during any of these checks, the system can reduce the transmission rate on a per-target basis to ensure robust system operation.

2.4.2 SCSI Bus Interface

This section describes the SCSI bus modes that the LSI53C1020 supports and the SCSI bus termination methods necessary to operate a high speed SCSI bus.

2.4.2.1 SCSI Bus Modes

The LSI53C1020 supports SE and LVD transfers. To increase device connectivity and SCSI cable length, the LSI53C1020 features LVDlink technology, which is the LSI Logic implementation of LVD SCSI. LVDlink transceivers provide the inherent reliability of differential SCSI and a long-term migration path for faster SCSI transfer rates.

The DIFFSENS signal detects the different input voltages for HVD, LVD, and SE. The LSI53C1020 drivers are tolerant of HVD signal strengths, but do not support the HVD bus mode. The LSI53C1020 SCSI device 3-states its SCSI drivers when it detects an HVD signal level.

2.4.2.2 SCSI Termination

The terminator networks pull signals to an inactive voltage level and match the impedance seen at the end of the cable to the characteristic impedance of the cable. Install terminators at the extreme ends of the SCSI chain, and only at the ends; all SCSI buses must have exactly two terminators.

<u>Note:</u> If using the LSI53C1020 in a design with an 8-bit SCSI bus, designers must terminate all 16 data lines.

2.5 External Memory Interfaces

The LSI53C1020 provides Flash ROM, NVSRAM, and serial EEPROM interfaces. The Flash ROM interface stores the SCSI BIOS and firmware image. The Flash ROM is optional if the LSI53C1020 is not the boot device and a suitable driver exists to initialize the LSI53C1020. Integrated Mirroring (IM) technology requires an NVSRAM for write journaling. The nonvolatile external serial EEPROM stores configuration parameters for the LSI53C1020.

2.5.1 Flash ROM Interface

The Flash ROM interface multiplexes the 8-bit address and data buses on the MAD[7:0] pins. The interface latches the address into three 8-bit latches to support up to 1 Mbyte of address space. The interface supports byte, word, and dword accesses. The LSI53C1020 dword aligns dword reads, word aligns word reads, and byte aligns byte reads. The remaining bits from word and byte reads are meaningless.

The MAD[2:1] Power-On Sense pin configurations define the size of the Flash ROM address space. Table 2.3 provides the pin encoding for these

pins. By default, internal logic pulls these pins down to indicate that no Flash ROM is present.

MAD[2:1] Options	Flash ROM Size					
0b00	No Flash ROM present (Default)					
0b01	Up to 1024 Kbytes ¹					
0b10	Decerved					
0b11	Reserved					

Table 2.3 Flash ROM Size Programming

1. Choose this setting for a 128 Kbyte or 512 Kbyte Flash ROM.

The LSI53C1020 defines only the middle (MA[15:8]) and lower (MA[7:0]) address ranges if the Flash ROM addressable space is 64 Kbytes or less. The LSI53C1020 defines the upper (MA[21:16]), middle (MA[15:8]), and lower (MA[7:0]) address ranges if the Flash ROM addressable space is 128 Kbytes or more. Figure 2.4 provides an example of a Flash ROM configuration.





The LSI53C1020 implements a Flash signature recognition mechanism to determine if the Flash contains a valid image. The Flash can be present and not contain a valid image either before its initial programming or during board testing. The first access to the Flash is a 16-byte burst read beginning at Flash address 0x000000. The LSI53C1020 compares the values read to the Flash signature values that Table 2.4 provides. If the signature values match, the LSI53C1020 performs the instruction located at Flash address 0x000000. If the signature values do not match, the LSI53C1020 records an error and ignores the Flash instruction. The Flash signature does not include the first three bytes of Flash memory because these bytes contain a branch offset instruction.

Flash Address	Flash Signature Values					
Bytes [3:0]	0xEA	XX	XX	XX		
Bytes [7:4]	0x5A	0xEA	0xA5	0x5A		
Bytes [11:8]	0xA5	0x5A	0xEA	0xA5		
Bytes [15:12]	0x5A	0xA5	0x5A	0xEA		

Table 2.4Flash Signature Value

2.5.2 NVSRAM Interface

The LSI53C1020 Fusion-MPT firmware is capable of maintaining an Integrated Mirroring (IM) volume of the boot drive. IM firmware requires a 32 Kbyte NVSRAM in order to perform write journaling. Write journaling is used to verify that the mirrored disks in the IM volume are synchronized with each other. The NVSRAM also stores additional code and data used for error and exception handling, and it stores IM configuration information during serial EEPROM updates. The disk write log uses approximately 4 Kbytes of the NVSRAM.

Figure 2.5 provides a block diagram illustrating how to connect the NVSRAM. This design employs the CPLD to latch the address instead of using separate address latches.



Figure 2.5 NVSRAM Diagram

When using an NVSRAM, pull the MAD[3] Power-On Sense pin HIGH during board boot-up. This configures the external memory interface as an NVSRAM interface. During operation, RAMCE/ selects the NVSRAM when MAD[3] is pulled HIGH.

2.6 Serial EEPROM Interface

The nonvolatile external serial EEPROM stores configuration fields for the LSI53C1020. The serial EEPROM contains fields for the Subsystem ID, Subsystem Vendor ID, and the size of the PCI Diagnostic Memory Space. The LSI53C1020 must establish each of these parameters prior to reading system BIOS and loading the PCI Configuration Space registers. The power-on option settings enable the download of PCI configuration data from the serial EEPROM. For more information on the setting of the power-on options, refer to Section 3.10, "Power-On Sense Pins Description," page 3-18.

A 2-wire serial interface provides the connection to the serial EEPROM. During initialization, the firmware checks if a serial EEPROM exists. Firmware uses the checksum byte to determine if the configuration held in the serial EEPROM is valid. If the checksum fails, the firmware checks for a valid NVData signature. If a valid NVData signature is found, the firmware individually checksums each persistent configuration page to find the invalid page or pages. Table 2.5 provides the structure of the configuration record in the serial EEPROM.

EEPROM Address	Configuration Data			
0x00	Subsystem ID, bits [7:0]			
0x01	Subsystem ID, bits [15:8]			
0x02	Subsystem Vendor ID, bits [7:0]			
0x03	Subsystem Vendor ID, bits [15:8]			
0x04	PCI Diagnostic Memory Size			
0x05–0x09	Reserved			
0x0A	Checksum			

Table 2.5PCI Configuration Record in Serial EEPROM

2.7 Zero Channel RAID

Zero channel RAID (ZCR) capabilities enable the LSI53C1020 to respond to accesses from a PCI RAID controller card or chip that is able to generate ZCR cycles. The LSI53C1020 ZCR functionality is controlled through the ZCR_EN/ and the IOPD_GNT signals. Both of these signals have internal pull-ups and are active LOW.

The ZCR_EN/ signal enables ZCR support on the LSI53C1020. Pulling ZCR_EN/ HIGH disables ZCR support on the LSI53C1020 and causes the LSI53C1020 to behave as a normal PCI-X to Ultra320 SCSI controller. When ZCR is disabled, the IOPD_GNT signal has no effect on the LSI53C1020 operation.

Pulling ZCR_EN/ LOW enables ZCR operation. When ZCR is enabled, the LSI53C1020 responds to PCI configuration cycles when the IOPD_GNT and IDSEL signal are asserted. Connect the IOPD_GNT pin on the LSI53C1020 to the PCI GNT/ signal of the external I/O processor. This allows the I/O processor to perform PCI configuration cycles to the LSI53C1020 when the I/O processor is granted the PCI bus. This configuration also prevents the system processor from accessing the LSI53C1020 PCI configuration registers.

Figure 2.6 illustrates how to connect the LSI53C1020 to enable ZCR. This figure also contains information for connecting the LSI53C1000R-based designs to a ZCR design and migrating from LSI53C1000R-based designs to LSI53C1020-based designs. Notice that the LSI53C1020 does not require the 2:1 mux.



Figure 2.6 ZCR Circuit Diagram for the LSI53C1020 and LSI53C1000R

Note: To maintain proper interrupt mapping, select the address line for use as IDSEL on the LSI53C1000R/LSI53C1020 to be +2 address lines above IDSEL on ZCR slot.

2.8 Multi-ICE Test Interface

This section describes the LSI Logic requirements for the Multi-ICE test interface. LSI Logic recommends routing all test signals to a header on the board.

The Multi-ICE test interface header is a 20-pin header for Multi-ICE debugging through the ICE JTAG port. This header is essential for debugging both the firmware and the design functionality and must be included in board designs. The connector is a 20-pin header that mates with the IDC sockets mounted on a ribbon cable. Table 2.6 details the pinout of the 20-pin header.

Pin Number	Signal	Pin Number	Signal
1	VDD	2	VDD
3	TRST_ICE/ ¹	4	VSS
5	TDI_ICE ¹	6	VSS
7	TMS_ICE ¹	8	VSS
9	TCK_ICE ¹	10	VSS
11	RTCK_ICE	12	VSS
13	TDO_ICE	14	VSS
15	No Connect	16	VSS
17	No Connect	18	VSS
19	No Connect	20	VSS

Table 2.6 20-Pin Multi-ICE Header Pinout

1. The designer must connect a 4.7 k Ω resistor from this signal to 3.3 V.

Chapter 3 Signal Description

This chapter describes the input and output signals of the LSI53C1020. This chapter contains the following sections:

- Section 3.1, "Signal Organization"
- Section 3.2, "PCI Bus Interface Signals"
- Section 3.3, "PCI-Related Signals"
- Section 3.4, "SCSI Interface Signals"
- Section 3.5, "Memory Interface"
- Section 3.6, "Zero Channel RAID (ZCR) Interface"
- Section 3.7, "Test Interface"
- Section 3.8, "GPIO and LED Signals"
- Section 3.9, "Power and Ground Pins"
- Section 3.10, "Power-On Sense Pins Description"
- Section 3.11, "Internal Pull-Ups and Pull-Downs"

A slash (/) at the end of a signal indicates that the signal is active LOW. When the slash is absent, the signal is active HIGH. NC designates a No Connect signal.

3.1 Signal Organization

The LSI53C1020 has six major interfaces:

- PCI Bus Interface
- SCSI Bus Interface
- Memory Bus Interface
- ZCR Interface
- Test Interface
- GPIO Interface

There are five signal types:

- I Input, a standard input-only signal
- O Output, a standard output driver (typically a Totem Pole output)
- I/O Input and output (bidirectional)
- P Power
- G Ground

Figure 3.1 shows the functional signal groupings of the LSI53C1020/1020A.

- Figure 5.12 on page 5-21 shows a diagram of the LSI53C1020
 456 Ball Grid Array (BGA). Table 5.20 on page 5-22 and Table 5.21 on page 5-24 list pinouts for this package.
- Figure 5.13 on page 5-26 shows a diagram of the LSI53C1020A 384 Ball Grid Array (BGA). Table 5.22 on page 5-27 and Table 5.23 on page 5-29 list pinouts for this package.



Figure 3.1 LSI53C1020/1020A Functional Signal Grouping

3.2 PCI Bus Interface Signals

This section describes the PCI interface, which consists of the System, Address and Data, Interface Control, Arbitration, Error Reporting, and Interrupt signal groups.

3.2.1 PCI System Signals

Table 3.1 describes the PCI System signals group.

Table 3.1PCI System Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
CLK	AC22	AB25	I	N/A	Refer to the PCI Local Bus Specification
RST/	AB10	AD12	I	N/A	Version 2.2 for the LSI53C1020, of Version 2.3 for the LSI53C1020A), and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for descriptions of these signals.

3.2.2 PCI Address and Data Signals

Table 3.2 describes the PCI Address and Data signals group.

Table 3.2 PCI Address and Data Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
AD[63:0]	W22, AB25, AC26, AA25, W23, Y25, Y26, V22, U22, V24, V23, U24, V25, W26, U23, U25, T22, T23, T25, R25, R22, P22, P23, R23, P24, P25, T26, R26, M26, L26, N25, N24, AE9, AF8, AE10, AB11, AC11, AE11, AE12, AB12, AC12, AD13, AE13, AF11, AF16, AE14, AC15, AC14, AD17, AE19, AC18, AB17, AB18, AF20, AE20, AC19, AF23, AE22, AB19, AD21, AF24, AC20, AE23, AC21	N25, N24, M26, M25, M23, M24, L26, L25, L23, L24, K26, K24, J26, J25, J23, J24, H26, H25, H23, H24, C22, A23, B22, A22, C21, D21, B21, A21, C20, D20, B20, A20, AD13, AE13, AF14, AE14, AD14, AF15, AE15, AC15, AE16, AC16, AD16, AF17, AF18, AE18, AD18, AF19, AD21, AF22, AE22, AB26, AA24, AA25, AA26, Y23, Y25, Y26, W23, W24, W25, W26, V23, V24	I/O	8 mA PCI	Refer to the PCI Local Bus Specification (Version 2.2 for the LSI53C1020, or Version 2.3 for the LSI53C1020A), and the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for descriptions of these signals.
C_BE[7:0]/	AA23, AC25, Y23, AD26, AB13, AB14, AE18, AE21	R26, P24, P25, P26, AD15, AE19, AC21, Y24	I/O	8 mA PCI	
PAR	AF19	AE21	I/O	8 mA PCI	
PAR64	AA24	N26	I/O	8 mA PCI	

3.2.3 PCI Interface Control Signals

Table 3.3 describes the PCI Interface Control signals group.

 Table 3.3
 PCI Interface Control Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
ACK64/	AB20	V25	I/O	8 mA PCI	Refer to the PCI Local Bus Specification (Version 2.2 for the
REQ64/	AD22	V26	I/O	8 mA PCI	LSI53C1020, of Version 2.3 for the LSI53C1020A), and the <i>PCI-X</i> Addendum to the <i>PCI Local Bus</i>
FRAME/	AB15	AC19	I/O	8 mA PCI	descriptions of these signals.
IRDY/	AE15	AD19	I/O	8 mA PCI	
TRDY/	AE16	AF20	I/O	8 mA PCI	
DEVSEL/	AC16	AE20	I/O	8 mA PCI	
STOP/	AB16	AC20	I/O	8 mA PCI	
IDSEL	AC13	AF16	I	N/A	

3.2.4 PCI Arbitration Signals

Table 3.4 describes the PCI Arbitration signals group.

Table 3.4PCI Arbitration Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
REQ/	AD10	AF12	0	8 mA PCI	Refer to the <i>PCI Local Bus</i> Specification (Version 2.2 for the
GNT/	AE8	AE12	I	N/A	LSI53C1020, or version 2.5 for the LSI53C1020A), and the <i>PCI-X</i> <i>Addendum to the PCI Local Bus</i> <i>Specification, Version 1.0a</i> , for descriptions of these signals.

3.2.5 PCI Error Reporting Signals

Table 3.5 describes the PCI Error Reporting signals group.

Table 3.5PCI Error Reporting Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
PERR/	AE17	AD20	I/O	8 mA PCI	Refer to the <i>PCI Local Bus Specification</i> (Version 2.2 for the LSI53C1020, or
SERR/	AC17	AF21	I/O	8 mA PCI	the PCI-X Addendum to the PCI Local Bus Specification, Version 1.0a, for descriptions of these signals.

3.2.6 PCI Interrupt Signals

Table 3.6 describes the PCI Interrupt signal.

Table 3.6PCI Interrupt Signal

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
INTA/	AC8	AE11	0	8 mA PCI	Refer to the <i>PCI Local Bus Specification</i> (Version 2.2 for the LSI53C1020, or Version 2.3 for the LSI53C1020A), and the <i>PCI-X Addendum to the PCI Local</i> <i>Bus Specification, Version 1.0a</i> , for this signal description. The LSI53C1020 can route the interrupt signal to INTA/ and/or ALT_INTA/. The interrupt request routing mode bits, bits [9:8] in the Host Interrupt Mask register, control the routing of interrupt signals to INTA/ and/or ALT_INTA/. Refer to the Host Interrupt Mask register, page 4-41, for more detailed information.

3.3 PCI-Related Signals

Table 3.7 describes the PCI-related signals group.

Table 3.7PCI-Related Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
ALT_INTA/	AF7	AF11	0	8 mA PCI	Active LOW Alternate Interrupt A indicates that the PCI Function is requesting service from its host device driver. ALT_INTA/ is an open drain signal. The interrupt request routing mode bits, bits [9:8] in the Host Interrupt Mask register, controls the routing of interrupt signals to INTA/ and/or ALT_INTA/. Refer to the Host Interrupt Mask register, page 4-41, for more detailed information.
BZVDD, BZRESET	AF4, AE5	AD11, AF10	I	N/A	BZVDD is the VDD for the BZ controller (PVT control block for PCI) and is equivalent to PVT2 in the LSI53C1030 chip. BZRESET is the reset input for the for BZ controller and is equivalent to PVT1 in the LSI53C1030 chip. Connect a 49.9 Ω , 1% resistor between BZVDD and BZRESET.

3.4 SCSI Interface Signals

This section describes the signals for the SCSI Channel interface. Table 3.8 describes the SCSI bus interface clock signal.

In LVD mode, the negative and positive signals form the differential pair. In SE mode, the negative signals represent the signal pin and the positive signals are a virtual ground. The LSI53C1020 does not support HVD mode. If HVD signaling is present, the SCSI channel 3-states its drivers.

Table 3.8 SCSI Bus Clock Signal

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
SCLK	F3	B4	I	N/A	SCSI Clock provides the 80 MHz reference clock source for the ARM966E-S processors and all SCSI- related timings.

Table 3.9 describes the SCSI Channel Interface signals group.

Table 3.9 SCSI Channel Interface Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
SD[15:0]– SD[15:0]+	Y1, AA2, AB2, AD1, F2, G2, J4, H1, R4, T5, T2, U2, U5, V2, V4, W4 W5, Y2, AA3, AC1, D1, G1, H4, H2, P3, R5, R2, T4, U4, U3, V5, V3	Y1, Y4, AA1, AA4, F2, G4, G2, H4, R2, R3, T2, T3, U2, V1, V4, W1 W3, Y2, Y3, AA2, F3, F1, G3, G1, R1, R4, T1, T4, U1, U3, V2, V3	I/O	SE: 48 mA LVD: 12 mA	SCSI Channel Data signals.
SDP[1:0]– SDP[1:0]+	W2, P4 W1, P5	W4, P3 W2, P2	I/O	SE: 48 mA LVD: 12 mA	SCSI Channel Data Parity signals.
VDDBIAS	Т1	N2	Р	N/A	Provides power for the RBIAS circuit.

Table 3.9	SCSI Channel	Interface Signals	(Cont.)
-----------	--------------	-------------------	---------

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
RBIAS	R1	N1	I	N/A	Connect a 9.76 k Ω or 10.0 k Ω resistor between the VDDBIAS and RBIAS pins to generate the LVD signaling pad bias current.
DIFFSENS	E2	E1		N/A	The SCSI Channel Differential Sense pin detects the mode of the SCSI bus. This signal is 5 V tolerant and must connect to the DIFFSENS signal on the physical SCSI bus. SE Mode: Driving this pin below 0.5 V (LOW) indicates SE mode and places the SCSI channel in SE bus mode. LVD Mode: Driving between 0.7 V and 1.9 V (intermediate) indicates LVD mode and places the SCSI channel in LVD bus mode. HVD Mode: Driving this pin above 2.0 V (HIGH) indicates HVD mode and causes the SCSI channel to 3-state its SCSI drivers.

Table 3.10 describes the SCSI Channel Control signals group.

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
SCD- SCD+	K3 K4	J2 J3	I/O	SE: 48 mA	SCSI Channel Command/Data.
SIO- SIO+	K5 J5	H2 H3	-	LVD: 12 mA	SCSI Channel Input/Output.
SMSG- SMSG+	L2 L1	K1 K2	-		SCSI Channel Message.
SREQ- SREQ+	J2 J3	J4 H1	-		SCSI Channel Request.
SACK– SACK+	M5 L5	L1 L2	-		SCSI Channel Acknowledge.
SBSY- SBSY+	N3 N4	M4 M3	-		SCSI Channel Busy.
SATN– SATN+	M4 N5	N3 M1	-		SCSI Channel Attention.
SRST- SRST+	M1 M2	L4 L3			SCSI Channel Bus Reset.
SSEL- SSEL+	L4 K2	K3 J1			SCSI Channel Select.

Table 3.10 SCSI Channel Control Signals

3.5 Memory Interface

Table 3.11 describes the Flash ROM/NVSRAM Interface signals group.

|--|

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
MAD[15:0]	D22, E21, B25, D23, E22, C24, F22, E23, D26, E25, H22, F24, G23, D25, F23, G22	C9, B9, A9, C10, B10, A10, C11, D11, B14, A14, A13, B13, A12, B12, D12, C12	I/O	8 mA	The Memory Address and Data Bus carries the memory and address signals for the Flash ROM and NVSRAM interfaces on MAD[7:0]. These pins also provide the Power-On Sense options that configure operating parameters during chip power-up or reset.
MADP[1:0]	C22, B24	A8, D9	I/O	8 mA	The Memory Address and Data Parity signals provide parity checking for MAD[15:0]. By default, the LSI53C1020 uses even parity. The user can enable odd parity through the Fusion-MPT architecture. These pins also provide the Power-On Sense options that configure operating parameters during chip power-up or reset.
RAMOE/	G26	D15	0	4 mA	The LSI53C1020 asserts active LOW Memory Output Enable to indicate that the selected NVSRAM or Flash ROM device can drive data. This signal is typically an asynchronous input to NVSRAM and/or Flash ROM devices.
RAMWE[1:0]/	E24, H23	A11, A15	0	8 mA	The LSI53C1020 asserts active LOW Memory Byte Write Enables to allow single byte writes to the NVSRAM. RAMWE0/ enables writes on MAD[7:0].
RAMCE/	D20	A7	0	8 mA	When MAD[3] is pulled HIGH, the LSI53C1020 asserts active LOW synchronous RAM Chip Enable to select the NVSRAM.
FLSHCE/	G25	B15	0	8 mA	The LSI53C1020 asserts active LOW Flash Chip Enable to enable data transfers with a single 8-bit device.

Table 3.11 Flash ROM/NVSRAM Interface Signals (Cont.)

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
FLSHALE[1:0]/	J24, K22	B16, A16	0	8 mA	The Flash ROM and NVSRAM interfaces use active LOW Flash Address Latch Enable . For the Flash ROM, these signals provide clocks for address latches. For the NVSRAM, they provide the memory address strobe.

Table 3.12 describes the serial EEPROM Interface signals group.

Table 3.12 Serial EEPROM Interface Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
SerialCLK	J25	B17	0	8 mA	Serial EEPROM clock. This signal requires a 4.7 k Ω external pull-up resistor when an EEPROM is present.
SerialDATA	H26	C17	I/O	8 mA	Serial EEPROM data. This signal requires a 4.7 k Ω external pull-up resistor when an EEPROM is present.

3.6 Zero Channel RAID (ZCR) Interface

Table 3.13 describes the ZCR configuration signals group.

 Table 3.13
 ZCR Configuration Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
ZCR_EN/	N23	G24	I	N/A	Enables and disables ZCR support on the LSI53C1020. By default, this signal is internally pulled HIGH to disable ZCR operation. Pull this signal LOW to enable ZCR operation.
IOPD_GNT	AC5	AD4	I	N/A	When ZCR is enabled on the LSI53C1020, the device only responds to PCI configuration cycles if IOPD_GNT or IDSEL is asserted. Connect IOPD_GNT to PCI_GNT/ on the external I/O processor.

3.7 Test Interface

Table 3.14 describes the JTAG, ICE, and Debug signals group.

Table 3.14	JTAG,	ICE, and	Debug	Signals
		ior, and	Debug	Olghais

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
TST_RST/	AD5	AC8	I	N/A	Active LOW Test Reset is for test purposes.
TCK_CHIP	AC6	AE8	I	N/A	Chip Test Clock provides a JTAG test clock signal.
TDI_CHIP	AF3	AD9	I	N/A	Chip Test Data In provides the JTAG test data in signal.
TDO_CHIP	AD6	AD10	0	8 mA	Chip Test Data Out provides the JTAG test data out signal.
TMS_CHIP	AE4	AF8	I	N/A	Chip Test Mode Select provides the JTAG test mode select signal.
RTCK_ICE	AA5	AD6	0	8 mA	Test Clock Acknowledge provides the JTAG test clock acknowledge signal for the ICE debug logic.
TRST_ICE/	AB4	AF5	I	N/A	Test Reset provides the JTAG test reset signal for the ICE debug logic.
TCK_ICE	AA4	AE4	I	N/A	Test Clock provides the JTAG test clock signal for the ICE debug logic.
TDI_ICE	AB3	AD5	I	N/A	Test Data In provides the JTAG test data in signal for the ICE debug logic.
TDO_ICE	AD2	AE5	0	8 mA	Test Data Out provides the JTAG test data out signal for the ICE debug logic.
TMS_ICE	Y5	AF4	I	N/A	Test Mode Select provides the test mode select signal for the ICE debug logic.

Table 3.15 LSI Logic Test Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
DIS_PCI_FSN/	A24	B7	I	N/A	Pulling DIS_PCI_FSN/ LOW disables the PCI FSN. Pulling this pin HIGH allows the chip to enable the PCI FSN when operating in PCI-X mode, or to disable the PCI FSN when operating in PCI mode. The LSI53C1020 controls the PCI FSN.
SCANEN	N22	D19	I		These signals are used only by LSI
SCAN_MODE	E7	A6	I		Logic.
IDDTN	Y4	AF3	I		
SPARE[13:12]	B23, E6	D8, B8	I		
ScanRstDis	AC9	AE9	I		
JtagMode	AA22	T25	I		
DIS_SCSI_FSN/	AC4	AC7	I		
TESTACLK	AB6	AE7	I		
TESTHCLK	AE2	AD7	I		
TN	C5	C6	I		
ТМ	D7	B6	I		

3.8 GPIO and LED Signals

Table 3.16 describes the GPIO and LED signals group.

Table 3.16GPIO and LED Signals

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
GPIO[7:0]	K25, L23, L25, M25, H25, K24, AE25, AC23	A18, D18, C18, A19, C16, A17, T23, T24	I/O	8 mA	General purpose I/O pins . The LSI53C1020 controls these signals and can configure them as inputs or as outputs. These pins default to input mode after chip initialization.
A_LED/	J23	D16	0	12 mA	A_LED/ either drives the SCSI Channel activity LED or provides a General Purpose I/O pin. A_LED can be controlled by firmware or driven by chip activity.
HB_LED/	C25	B11	0	12 mA	Firmware blinks Heart Beat LED at a 1.0-second interval when the IOP is operational.

3.9 Power and Ground Pins

Table 3.17 describes the Power and Ground signals group.

	Table 3.17	Power and	Ground	Pins
--	------------	-----------	--------	------

Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
VDD_IO	A1, A2, A6, A10, A14, A18, A22, A26, C7, C11, C15, C19, C23, D3, E26, F1, H3, J26, K1, L24, M3, N26, P1, R24, U26, V1, Y3, AA26, AB1, AC24, AD4, AD8, AD12, AD16, AD20, AE26, AF1, AF5, AF9, AF13, AF17, AF21, AF25	D6, D10, D13, D14, D17, D22, E23, F4, K4, K23, N4, N23, P4, P23, U4, U23, AA23, AB4, AC6, AC10, AC13, AC14, AC17, AC22	Ρ	N/A	VDD_IO provides power for the PCI bus drivers/ receivers, SCSI bus drivers/ receivers, local memory interface drivers/ receivers, and other I/O pins.
Signal Name	456-Ball Package	384-Ball Package	Туре	Strength	Description
-------------------	--	---	------	----------	---
VSS_IO	A5, A9, A13, A17, A21, A25, B1, B26, C4, C8, C12, C16, C20, D24, E1, F26, G3, H24, J1, K26, L3, L11–L16, M11–M16, M24, N1, N11–N16, P11–P16, P26, R3, R11–R16, T11– T16, T24, U1, V26, W3, Y24, AA1, AB26, AC3, AD7, AD11, AD15, AD19, AD23, AE1, AF2, AF6, AF10, AF14, AF18, AF22, AF26	B2, B25, C3, C24, D4, D5, D23, E4, L11–L16, M11– M16, N11–N16, P11–P16, R11– R16, T11–T16, AB23, AC4, AC5, AC23, AD3, AD24, AE2, AE25	G	N/A	VSS_IO provides ground for the PCI bus drivers/ receivers, SCSI bus drivers/ receivers, local memory interface drivers/receivers, and other I/O pins.
VDDA ¹	C1, AB21	C5, AB24	Ρ	N/A	VDDA provides analog circuit power for PLL circuit.
VSSA ¹	H5, AD24	A4, AC26	G	N/A	VSSA provides analog circuit ground for PLL circuit.
VDDC	D2, E19, J22, M22, N2, AC7, AD3, AD25, AE3, AE24, AF15	A5, B19, C15, D7, M2, R24, U24, AC9, AD17, AE6, AF7	Ρ	N/A	VDDC provides power for core logic.
VSSC	C21, C26, F25, G4, L22, P2, AB5, AB7, AB8, AB23, AB24, AD14	B5, B18, C7, C13, C14, P1, R23, T26, AC18, AD8, AE10, AF6	G	N/A	VSSC provides ground for core logic.
PCI5VBIAS	M23, W25, Y22, AB22, AC10, AD9, AD18, AE6, AF12	C19, K25, R25, U25, AC11, AC12, AE17, AF13, AF23	I	N/A	Connects the PCI 5 V Tolerant pins to 5 V in a 5 V system or to 3.3 V in a 3.3 V system.

 Table 3.17
 Power and Ground Pins (Cont.)

1. To reduce signal noise that can affect FSN functionality, place a ferrite bead in series with the VDDA and VSSA pins. LSI Logic recommends a bead with a rating of 150 Ω at 100 MHz.

Table 3.18 lists the No Connect pins in both packages:

Table 3.18	No	Connect	Pins
------------	----	---------	------

Signal Name	456-Ball Package	384-Ball Package
NC	A3, A4, A7, A8, A11, A12, A15, A16, A19, A20, A23, B2–B22, C2, C3, C6, C9, C10, C13, C14, C17, C18, D4, D5, D6, D8–D19, D21, E3, E4, E5, E8–E18, E20, F4, F5, G5, G24, K23, T3, W24, AB9, AC2, AE7	A2, A3, A24, A25, B1, B3, B23, B24, B26, C1, C2, C4, C8, C23, C25, C26, D1, D2, D3, D24, D25, D26, E2, E3, E24, E25, E26, F23–F26, G23, G25, G26, U26, AA3, AB1, AB2, AB3, AC1, AC2, AC3, AC24, AC25, AD1, AD2, AD22, AD23, AD25, AD26, AE1, AE3, AE23, AE24, AE26, AF2, AF9, AF24, AF25

3.10 Power-On Sense Pins Description

In addition to providing the address/data bus for the external memory interface, MAD[15:0] and MADP[1:0] provide 18 Power-On Sense pins that configure global operating conditions within the LSI53C1020. The MAD[15:0] and MADP[1:0] pins have internal pull-down current sinks and sense a logical 0 if no pull-up resistor is present on the pin. To program a particular option, allow the internal pull-down to pull the pin LOW or a 4.7 k Ω resistor between the appropriate pin and VDD to pull the pin HIGH. The LSI53C1020 samples these pins during PCI reset and holds their values upon the removal of PCI reset. Table 3.19 provides the MAD Power-On Sense pin configuration options. LSI Logic expects most configurations to employ the default settings. Provide pull-up options for all MAD pins.

MAD Pin	Function	Pulled-Down (Default)	Pulled-Up					
MADP[1]	Reserved							
MADP[0]	PCI-X mode	Enables the PCI-X mode.	Disables the PCI-X mode.					
MAD[15]	133 MHz PCI-X	Enables 133 MHz PCI-X mode.	Disables the 133 MHz PCI-X mode.					
MAD[14]	64-bit PCI	Configures a 64-bit PCI bus.	Configures a 32-bit PCI bus.					
MAD[13]	66 MHz PCI	Enables the 66 MHz PCI mode.	Disables the 66 MHz PCI mode.					
MAD[12:11]	Reserved							
MAD[10]	ID Control	Has no effect.	Sets bit [15] of the Subsystem ID register to 0b1.					
MAD[9:8]	Reserved							
MAD[7]	Serial EEPROM Download Enable	Enables the download of the PCI configuration information from the serial EEPROM.	Disables the download of the PCI configuration information from the serial EEPROM.					
MAD[6]	IOP Boot Enable	Enables the IOP boot process.	Disables the IOP boot process.					
MAD[5:4]		Reserved						
MAD[3]	NVSRAM Select	Has no effect.	Configures the LSI53C1020 to support an NVSRAM.					
MAD[2:1]	Flash ROM Size	Configures the Flash ROM Size	e according to Table 3.20.					
MAD[0]		Reserved						

Table 3.19 MAD Power-On Sense Pin Options

- MADP[1], Reserved.
- MADP[0], PCI-X Mode By default, internal logic pulls this pin LOW to enable the PCI-X mode on the LSI53C1020. Pulling this pin HIGH disables the PCI-X mode on the LSI53C1020. Pull this pin HIGH when the host board does not support the PCI-X mode. The setting of this pin must coincide with the setting of the PCI_CAP pin on the host board. When the PCI-X mode is disabled, the PCI-X extended capabilities register structure is not visible in PCI Configuration Space.

- MAD[15], 133 MHz PCI-X By default, internal logic pulls this pin LOW to enable 133 MHz PCI-X operation and to set the 133 MHz Capable bit in the PCI-X Status register. Pulling this pin HIGH disables 133 MHz PCI-X operation and clears the 133 MHz Capable bit in the PCI-X Status register.
- MAD[14], 64-bit PCI By default, internal logic pulls this pin LOW to enable 64-bit PCI operation and to set the 64-bit Enable bit in the PCI-X Status register. Pulling this pin HIGH configures the PCI connection as a 32-bit connection and clears the 64-bit Enable bit in the PCI-X Status register.
- MAD[13], 66 MHz PCI By default, internal logic pulls this pin LOW to enable 66 MHz PCI operation on the LSI53C1020 and to set the 66 MHz Capable bit in the PCI Status register. Pulling this pin HIGH disables 66 MHz PCI operation and clears the 66 MHz Capable bit in the PCI Status register.
- MAD[12:11], Reserved.
- MAD[10], ID Control By default, internal logic pulls this pin LOW. Pulling this signal LOW either allows the serial EEPROM to program bit 15 of the Subsystem ID register or allows this bit to default to 0b0. Pulling this pin HIGH sets this bit to 0b1.
- MAD[9:8], Reserved.
- MAD[7], Serial EEPROM Download Enable By default, internal logic pulls this pin LOW to enable the download of PCI configuration information from the serial EEPROM. Pulling this pin HIGH disables the download of the PCI configuration information from the serial EEPROM. Disabling the download of PCI configuration information defaults the Subsystem Vendor ID register to 0x1000 and defaults the Subsystem ID register to either 0x1000 if MAD[10] is pulled LOW or to 0x8000 if MAD[10] is pulled HIGH.
- MAD[6], IOP Boot Enable By default, internal logic pulls this pin LOW. In the default mode, the IOP starts the boot process and downloads firmware from the Flash ROM. Pulling this pin HIGH causes the IOP to await a firmware download from the host system.
- MAD[5:4], Reserved.
- MAD[3], NVSRAM Select By default, internal logic pulls this pin LOW, which has no effect on the LSI53C1020. Pulling this pin HIGH configures the external memory interface as an NVSRAM interface.

• MAD[2:1], Flash ROM Size – These pins program the size of the Flash ROM memory. Refer to Table 3.20 for the pin encoding. By default, internal logic pulls these pins LOW to indicate that a Flash ROM is not present in the system.

MAD[2:1] Options	Flash ROM Size
0b00	Flash ROM Not Present (Default)
0b01	Up to 1024 Kbytes ¹
0b10	Peperved
0b11	Reserved

Table 3.20 Flash ROM Size Programming

1. Choose this setting for a 128 Kbyte or 512 Kbyte Flash ROM.

• **MAD[0]**, Reserved.

3.11 Internal Pull-Ups and Pull-Downs

Table 3.21 describes the pull-up and pull-down signals for the LSI53C1020.

Table 3.21 Pull-Up and Pull-Down Signal Condition

Signal Name	456-Ball Package	384-Ball Package	Pull Type
MAD[15:0], MADP[1:0]	D22, E21, B25, D23, E22, C24, F22, E23, D26, E25, H22, F24, G23, D25, F23, G22, C22, B24	C9, B9, A9, C10, B10, A10, C11, D11, B14, A14, A13, B13, A12, B12, D12, C12, A8, D9	Internal Pull-down
SerialDATA, SerialCLK	H26, J25	C17, B17	Internal Pull-down. Pull-up externally when connected to a serial EEPROM.
GPIO[7:0]	K25, L23, L25, M25, H25, K24, AE25, AC23	A18, D18, C18, A19, C16, A17, T23, T24	Internal Pull-down
TST_RST/	AD5	AC8	Internal Pull-up
TCK_CHIP, TDI_CHIP, TMS_CHIP	AC6, AF3, AE4	AE8, AD9, AF8	Internal Pull-down
TRST_ICE/, TCK_ICE, TDI_ICE, TMS_ICE	AB4, AA4, AB3, Y5	AF5, AE4, AD5, AF4	Internal Pull-down
SCANEN, SCAN_MODE, IDDTN, JtagMode, TESTACLK, TM	N22, E7, Y4, AA22, AB6, D7	D19, A6, AF3, T25, AE7, B6	Internal Pull-down
DIS_SCSI_FSN/, TESTHCLK, TN	AC4, AE2, C5	AC7, AD7, C6	Internal Pull-up
DIS_PCI_FSN/	A24	В7	Internal Pull-down. Pull up externally to enable cor- rect operation of the PCI FSN.
ZCR_EN/, IOPD_GNT	N23, AC5	G24, AD4	Internal Pull-up

Chapter 4 PCI Host Register Description

This chapter describes the PCI host register space. This chapter contains the following sections:

- Section 4.1, "PCI Configuration Space Register Descriptions"
- Section 4.2, "I/O Space and Memory Space Register Descriptions"

The register map at the beginning of each register description provides the default bit settings for the register. Shading indicates a reserved bit or register. Do not access reserved address areas.

The PCI System Address space consists of three regions: Configuration Space, Memory Space, and I/O Space. PCI Configuration Space supports the identification, configuration, initialization, and error management functions for the LSI53C1020 PCI device.

PCI Memory Space [0] and Memory Space [1] form the PCI Memory Space. PCI Memory Space [0] provides normal system accesses to memory, and PCI Memory Space [1] provides diagnostic memory accesses. PCI I/O Space provides normal system access to memory.

Note: In this chapter, *LSI53C1020* refers to both the LSI53C1020 SCSI controller and the LSI53C1020A SCSI controller, unless specifically noted.

4.1 PCI Configuration Space Register Descriptions

This section provides bit level descriptions of the Fusion-MPT PCI Configuration Space registers. Table 4.1 defines the PCI Configuration Space registers. The LSI53C1020 enables, orders, and locates the PCI extended capability register structures (Power Management, Messaged Signaled Interrupts, and PCI-X) to optimize device performance. The LSI53C1020 does not hard code the location and order of the PCI extended capability structures. The address and location of the PCI extended capability structures are subject to change. To access a PCI extended capability structure, follow the pointers held in the Capability Pointer registers and identify the extended capability structure with the Capability ID register for the given structure.



31 24	23 16	15 8	7 0	Offset	Page			
Devi	ice ID	Venc	0x00	4-3				
Sta	atus	Com	0x04	4-3				
	Class Code		Revision ID	0x08	4-7			
Reserved	Header Type	Latency Timer	Cache Line Size	0x0C	4-8			
	0x10	4-9						
	0x14	4-10						
	0x18	4-10						
	0x1C	4-11						
	0x20	4-11						
		0x24	_					
	0x28	-						
Subsy	0x2C	4-13						
	0x30	4-15						
	0x34	4-16						
	Reserved			0x38	_			
Maximum Latency	Minimum Grant	Interrupt Pin	Interrupt Line	0x3C	4-17			
	Rese	erved			-			
Power Manager	ment Capabilities	PM Next Pointer	PM Capability ID		4-19			
PM Data	PM BSE	Power Managem	ent Control/Status		4-21			
	Rese	erved			-			
Messag	e Control	MSI Next Pointer	MSI Capability ID		4-23			
	Message	Address			4-25			
	Message Up	oper Address			4-25			
	0x40-	4-26						
	Rese	erved			_			
PCI-X C	Command	PCI-X Next Pointer	PCI-X Capability ID]	4-27			
	PCI-X	Status]	4-29			
	Reserved							

Register: 0x00–0x01 Vendor ID Read Only

15															0
							Vend	or ID							
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

Vendor ID

[15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

Register: 0x02–0x03 Device ID Read Only

15 0 Device ID 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0

Device ID

[15:0]

This 16-bit register identifies the particular device. The default Device ID is 0x0030.

Register: 0x04-0x05

Command

Read/Write

15					10	9	8	7	6	5	4	3	2	1	0
							Com	mand							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Command register provides coarse control over the PCI function's ability to generate and respond to PCI cycles. Writing a zero to this register logically disconnects the LSI53C1020 PCI function from the PCI bus for all accesses except configuration accesses.

Reserved

This field is reserved.

Interrupt Disable

Setting this bit disables the LSI53C1020A from asserting the interrupt signal. Clearing this bit enables the assertion of its interrupt signal. This bit's state after RST/ is 0. (Interrupt Disable is supported only by the LSI53C1020A controller.)

Reserved

This bit is reserved.

SERR/ Enable

Setting this bit enables the LSI53C1020 to activate the SERR/ driver. Clearing this bit disables the SERR/ driver.

Reserved

This bit is reserved.

Enable Parity Error Response

Setting this bit enables the LSI53C1020 PCI function to detect parity errors on the PCI bus and report these errors to the system. Clearing this bit causes the LSI53C1020 PCI function to set the Detected Parity Error bit, bit 15 in the PCI Status register, but not to assert PERR/ when the PCI function detects a parity error. This bit only affects parity checking. The PCI function always generates parity for the PCI bus.

Reserved

This bit is reserved.

Write and Invalidate Enable

Setting this bit enables the PCI function to generate write and invalidate commands on the PCI bus when operating in the conventional PCI mode.

Reserved

4-4

This bit is reserved.

Enable Bus Mastering

Setting this bit allows the PCI function to behave as a PCI bus master. Clearing this bit disables the PCI function from generating PCI bus master accesses.

[15:11]

10

8

9

7

6

5

4

3

2

Enable Memory Space

This bit controls the ability of the PCI function to respond to Memory Space accesses. Setting this bit allows the LSI53C1020 to respond to Memory Space accesses at the address range specified by the Memory [0] Low, Memory [0] High, Memory [1] Low, Memory [1] High, and Expansion ROM Base Address registers. Clearing this bit disables the PCI function's response to Memory Space accesses.

Enable I/O Space

This bit controls the PCI function's response to I/O Space accesses. Setting this bit enables the PCI function to respond to I/O Space accesses at the address range the PCI Configuration Space I/O Base Address register specifies. Clearing this bit disables the PCI function's response to I/O Space accesses.

Register: 0x06–0x07 Status Read/Write

15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
							Sta	tus							
0	0	0	0	0	0	1	0	0	0	1	1	0	0	0	0

Reads to this 16-bit register behave normally. To clear a bit location that is currently set, write the bit to one (1). For example, to clear bit 15 when it is set, without affecting any other bits, write 0x8000 to the register.

Detected Parity Error (from Slave)

15

14

1

0

This bit is set according to the PCI Local Bus Specification, Revision 2.2, and PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a.

Signaled System Error

The LSI53C1020 PCI function sets this bit when asserting the SERR/ signal.

Received Master Abort (from Master) 13

A master device sets this bit when a Master Abort command terminates its transaction (except for Special Cycle).

PCI Host Register Description Version 2.4 Copyright © 2001–2004 by LSI Logic Corporation. All rights reserved.

Received Target Abort (from Master)

A master device sets this bit when a Target Abort command terminates its transaction.

Reserved

This bit is reserved.

DEVSEL/Timing

These two read-only bits encode the timing of DEVSEL/ and indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The LSI53C1020 only supports medium DEVSEL/ timing. The possible timing values are as follows:

0b00	Fast
0b01	Medium
0b10	Slow
0b11	Reserved

Data Parity Error Reported

This bit is set according to the PCI Local Bus Specification, Revision 2.2, and PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a. Refer to bit 0 of the PCI-X Command register for more information.

Reserved

This field is reserved.

66 MHz Capable

The MAD[13] Power-On Sense pin controls this bit. Allowing the internal pull-down to pull MAD[13] LOW sets this bit and indicates to the host system that the LSI53C1020 PCI function is capable of operating at 66 MHz. Pulling MAD[13] HIGH clears this bit and indicates to the host system that the LSI53C1020 PCI function is not configured to operate at 66 MHz. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-18, for more information.

New Capabilities

4-6

The LSI53C1020 PCI function sets this read-only bit to indicate a list of PCI extended capabilities such as PCI Power Management, MSI, and PCI-X support.

8

5

4

[7:6]

11

[10:9]

12

Interrupt Status

This read-only bit reflects the state of the interrupt in the LSI53C1020A. The interrupt signal is asserted only when the Interrupt Disable bit in the command register is cleared and this Interrupt Status bit is set. (Interrupt Status is supported only by the LSI53C1020A controller.)

Reserved

[2:0]

3

This field is reserved.

Register: 0x08 Revision ID Read/Write



Revision ID

[7:0]

This 8-bit register indicates the current revision level of the device.

Register: 0x09–0x0B Class Code Read Only

23 0 **Class Code** 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Class Code

[23:0]

This 24-bit register identifies the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register-level programming interface. The value of this register is 0x010000, which identifies a SCSI controller.

Register: 0x0C Cache Line Size Read/Write



Cache Line Size

[7:3] This 8-bit register specifies the system cache line size in units of 32-bit words. In the conventional PCI mode, the LSI53C1020 PCI function uses this register to determine whether to use Write and Invalidate or Write commands for performing write cycles. Programming this register to a number other than a nonzero power of two disables the the use of the PCI performance commands to execute data transfers. The PCI function ignores this register when operating in the PCI-X mode.

Reserved

[2:0]

This field is reserved.

Register: 0x0D Latency Timer **Read/Write**

7			4	3			0
			Latency	y Timer			
0	Х	0	0	0	0	0	0

Latency Timer

This 8-bit register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. If the LSI53C1020 initializes in the PCI mode, the default value of this register is 0x00. If the LSI53C1020 initializes in the PCI-X mode, the default value of this register is 0x40.

Reserved

This field is reserved.

[3:0]

[7:4]

Register: 0x0E Header Type Read Only

7							0
			Heade	r Type			
0	0	0	0	0	0	0	0

Header Type

[7:0]

[7:0]

This 8-bit register identifies the layout of bytes 0x10 through 0x3F in configuration space and identifies the LSI53C1020 as a single function PCI device.

Register: 0x0F Reserved



Reserved

This register is reserved.

Register: 0x10–0x13 I/O Base Address

Read/Write

31																													2	1	0
													1/0	ΣВ	ase	Ad	dres	ss													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

The I/O Base Address register maps the operating register set into I/O Space. The LSI53C1020 requires 256 bytes of I/O Space for this base address register. Hardware sets bit 0 to 0b1. Bit 1 is reserved and returns 0b0 on all reads.

I/O Base Address

[31:2]

This field contains the I/O Base address.

[1:0]

This field is reserved.

Register: 0x14–0x17 Memory [0] Low Read/Write

31																															0
													Ν	Лem	ory	[0]	Lo	N													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

The Memory [0] Low register and the Memory [0] High register map SCSI operating registers into Memory Space [0]. This register contains the lower 32 bits of the Memory Space [0] base address. Hardware programs bits [9:0] to 0b000000100, which indicates that the Memory Space [0] base address is 64 bits wide and that the memory data is not prefetchable. The LSI53C1020 requires 1024 bytes of memory space.

Memory [0] Low[31:0]This field contains the Memory [0] Low address.

Register: 0x18–0x1B Memory [0] High Read/Write

31																															0
													N	/lem	ory	[0]	Hig	h													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Memory [0] High register and the Memory [0] Low register map SCSI operating registers into Memory Space [0]. This register contains the upper 32 bits of the Memory Space [0] base address. The LSI53C1020 requires 1024 bytes of memory space.

Memory [0] High

[31:0]

This field contains the Memory [0] High address.

Register: 0x1C–0x1F Memory [1] Low Read/Write



The Memory [1] Low register and the Memory [1] High register map the RAM into Memory Space [1]. This register contains the lower 32 bits of the Memory Space [1] base address. Hardware programs bits [12:0] to 0b000000000100, which indicates that the Memory Space [1] base address is 64 bits wide and that the memory data is not prefetchable. The LSI53C1020 requires 64 Kbytes of memory for Memory Space [1].

Memory [1] Low

[31:0]

This field contains the Memory [1] Low address.

Register: 0x20–0x23 Memory [1] High Read/Write

31																															0
													N	1em	ory	[1]	Hig	h													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Memory [1] High register and the Memory [1] Low register map the RAM into Memory Space [1]. This register contains the upper 32 bits of the Memory Space [1] base address. The LSI53C1020 requires 64 Kbytes of memory for Memory Space [1].

Memory [1] High[31:0]This field contains the Memory [1] High address.

Register: 0x24–0x27 Reserved



Reserved

[31:0]

This register is reserved.

Register: 0x28–0x2B Reserved



Reserved

This register is reserved.

Register: 0x2C–0x2D Subsystem Vendor ID Read Only

15															0
						Subs	ystem	Venc	lor ID						
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

Subsystem Vendor ID

[15:0]

This 16-bit register uniquely identifies the vendor that manufactures the add-in board or subsystem where the LSI53C1020 resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from another vendor's cards, even if the cards use the same PCI controller (and have the same Vendor ID and Device ID).

The external serial EEPROM can hold a vendor-specific, 16-bit value for this register, which the board designer must obtain from the PCI Special Interest Group (PCI-SIG). By default, an internal pull-down on the MAD[7] Power-On Sense pin enables the serial EEPROM interface so that the LSI53C1020 can load this register from the serial EEPROM at power-up. If the download from the EEPROM fails, this register contains 0x0000.

If the board designer disables the EEPROM interface by pulling the MAD[7] Power-On Sense pin HIGH, this register returns a value of 0x1000. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-18, for more information.

Register: 0x2E–0x2F Subsystem ID Read Only



Subsystem ID

[15:0]

This 16-bit register uniquely identifies the add-in board or subsystem where this PCI device resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from one another even if the cards use the same PCI controller (and have the same Vendor ID and Device ID). The board designer can store a vendor-specific, 16-bit value in an external serial EEPROM.

The ID Control Power-On Sense pin (MAD[10]) and the serial EEPROM enable Power-On Sense pin (MAD[7]) control the value of this register. These pins have internal pull-downs. Allowing MAD[7] to remain internally pulled down enables the serial EEPROM interface and permits the LSI53C1020 to load this register from the serial EEPROM at power up. Pulling MAD[7] HIGH disables the serial EEPROM interface. Allowing the ID Control pin to remain internally pulled LOW has no effect on this register. Pulling the ID Control pin HIGH sets bit [15] of this register. Pulling the ID Control pin HIGH takes precedence over all other settings for bit [15].

Table 4.2 lists the configuration options for the Power-On Sense pins and settings for this register. If the serial EEPROM interface is disabled and the ID Control pin is internally pulled LOW, this register contains 0x1000. If the serial EEPROM interface is disabled and the ID Control pin is pulled HIGH, this register contains 0x8000. If a download from the serial EEPROM fails and the ID Control pin is internally pulled LOW, this register contains 0x0000. If a download from the serial EEPROM fails and the ID Control pin is pulled HIGH, this register contains 0x8000. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-18, for additional information.

Table 4.2Subsystem ID Register Download Conditions and Values

MAD[7] State	MAD[10] LOW	MAD[10] HIGH
MAD[7] LOW	Subsystem ID = 0xXXXX Bits [15:0] are downloaded. ¹ (Default)	Subsystem ID = $0b1XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX$
MAD[7] HIGH	Subsystem ID register = 0x1000.	Subsystem ID = 0x8000.

1. The Subsystem ID register returns 0x0000 if the serial EEPROM download fails.

2. The Subsystem ID register returns 0x8000 if the serial EEPROM download fails.

Register: 0x30–0x33 Expansion ROM Base Address Read/Write

31																				11	10									1	0
											E	xpa	ansio	on F	RON	1 Ba	ase	Ado	dres	S											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This four-byte register contains the base address and size information for the expansion ROM.

Expansion ROM Base Address

These bits correspond to the upper 21 bits of the expansion ROM base address. The host system detects the size of the external memory by first writing 0xFFFFFFF to this register and then reading the register back. The LSI53C1020 responds with zeros in all don't care locations. The least significant one (1) that remains represents the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register returns ones in the upper 17 bits when written with 0xFFFFFFF and read back.

Reserved

[10:1]

0

[31:11]

This field is reserved.

Expansion ROM Enable

This bit controls if the device accepts accesses to its expansion ROM. Setting this bit enables address decoding. Depending on the system configuration, the device can optionally use an expansion ROM. Note that to access the expansion ROM, the user must also set bit 1 in the PCI Command register.

Register: 0x34

Capabilities Pointer Read Only

7							0
			Capabilitie	es Pointer			
Х	Х	Х	Х	Х	Х	Х	Х

Capabilities Pointer

[7:0]

This 8-bit register indicates the location of the first extended capabilities register in PCI Configuration Space. The value of this register varies according to system configuration.

Register: 0x35–0x37

Reserved



Reserved

[23:0]

This register is reserved.

Register: 0x38–0x3B

Reserved





[31:0]

This register is reserved.

Register: 0x3C Interrupt Line Read/Write

7							0
			Interru	pt Line			
0	0	0	0	0	0	0	0

Interrupt Line

[7:0]

This 8-bit register communicates interrupt line routing information. Power-On-Self-Test (POST) software writes the routing information into this register as it configures the system. This register indicates the system interrupt controller input to which the PCI function's interrupt pin connects. System architecture determines the values in this register.

Register: 0x3D Interrupt Pin Read Only



interrupts on INTA/, ALT INTA, or both.

Interrupt Pin

[7:0] The encoding of this read-only register indicates which interrupt pin the function uses. The value for the PCI function is 0x01, which indicates that the PCI function presents interrupts on the INTA/ or ALT_INTA pins. The Interrupt Request Routing Mode bits, bits [9:8] in the Host Interrupt Mask register, determine if the function presents

Register: 0x3E Minimum Grant Read Only

7							0
			Minimur	m Grant			
0	0	0	1	0	0	0	0

Min_Gnt

[7:0]

This 8-bit register specifies the desired settings for the latency timer values in units of 0.25 μ s. This register specifies how long of a burst period the device needs. The LSI53C1020 sets this register to 0x10, indicating a burst period of 4.0 μ s.

Register: 0x3F Maximum Latency Read Only

7							0
			Maximum	Latency			
0	0	0	0	0	1	1	0

Max_Lat

[7:0]

This 8-bit register specifies the desired settings for the latency timer values in units of 0.25 μ s. This register specifies how often the device needs to gain access to the PCI bus. The LSI53C1020 SCSI function sets this register to 0x06 because it requires the PCI bus every 1.5 μ s to maintain a data transfer rate of 320 Mbytes/s.

Register: 0xXX Power Management Capability ID Read Only

7							0					
	Power Management Capability ID											
0	0	0	0	0	0	0	1					

Power Management Capability ID[7:0]This 8-bit register indicates the type of the current datastructure. This register is set to 0x01 to indicate thePower Management Data Structure.

Register: 0xXX Power Management Next Pointer Read Only

7							0
		Powe	er Managerr	nent Next P	ointer		
Х	Х	Х	Х	Х	Х	Х	Х

Power Management Next Pointer

[7:0]

This 8-bit register contains the pointer to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

Register: 0xXX Power Management Capabilities Read Only

 15				11	10	9	8		6	5	4	3	2		0
					Powe	er Mai	nagen	nent C	Capab	ilities					
0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0

PME_Support

These bits define the power management states in which the device asserts the Power Management Event (PME) pin. The LSI53C1020 clears these bits because the LSI53C1020 does not provide a PME signal.

D2 Support

The PCI function sets this bit because the LSI53C1020 supports power management state D2.

D1_Support

The PCI function sets this bit because the LSI53C1020 supports power management state D1.

Aux Current

The PCI function clears this field because the LSI53C1020 does not support Aux_Current.

Device Specific Initialization

The PCI function clears this bit because no special initialization is required before a generic class device driver can use it.

Reserved

This bit is reserved.

PME Clock

The LSI53C1020 clears this bit because the chip does

Version

The PCI function programs these bits to 0b010 to indicate that the LSI53C1020 complies with the PCI Power Management Interface Specification, Revision 1.1.

not provide a PME pin.

[15:11]

10

9

[8:6]

4

3

[2:0]

5

Register: 0xXX Power Management Control/Status Read/Write

15	14	13	12			9	8	7					2	1	0
				F	Power	Mana	ageme	ent Co	ontrol/	Status	6				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

PME Status

The PCI function clears this bit because the LSI53C1020 does not support PME signal generation from D3_{cold}.

Data_Scale

[14:13] The PCI function clears these bits because the LSI53C1020 does not support the Power Management Data register.

Data Select

The PCI function clears these bits because the LSI53C1020 does not support the Power Management Data register.

PME Enable

The PCI function clears this bit because the LSI53C1020 does not provide a PME signal and disables PME assertion.

Reserved

This field is reserved.

Power State

These bits determine the current power state of the LSI53C1020. Power states are as follows:

0b00	D0	
0b01	D1	
0b10	D2	
0b11	D3 _{hot}	

[12:9]

15

[1:0]

[7:2]

8

Register: 0xXX Power Management Bridge Support Extensions Read Only

7										
	P	ower Mana	gement Bri	dge Suppor	t Extension	S				
0	0	0	0	0	0	0	0			

Power Management Bridge Support Extensions [7:0] This 8-bit register indicates PCI Bridge specific functionality. The LSI53C1020 always returns 0x00 in this register.

Register: 0xXX Power Management Data Read Only

7							0				
	Power Management Data										
0	0	0	0	0	0	0	0				

Power Management Data

[7:0]

This 8-bit register provides an optional mechanism for the function to report state-dependent operating data. The LSI53C1020 always returns 0x00 in this register.

Register: 0xXX

MSI Capability ID Read Only



MSI Capability ID

[7:0]

This 8-bit register indicates the type of the current data structure. This register always returns 0x05, indicating Message Signaled Interrupts (MSIs).

Register: 0xXX MSI Next Pointer Read Only

7							0
			MSI Nex	t Pointer			
Х	Х	Х	Х	Х	Х	Х	Х

MSI Next Pointer

[7:0]

This 8-bit register points to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

Register: 0xXX Message Control Read/Write

15							8	7	6		4	3		1	0
						Ме	ssage	e Con	trol						
0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0

Reserved

This field is reserved.

64-Bit Address Capable

The PCI function sets this read-only bit to indicate support of a 64-bit message address.

Multiple Message Enable

[6:4]

[15:8]

7

These read/write bits indicate the number of messages that the host allocates to the LSI53C1020. The host system software allocates all or a subset of the requested messages by writing to this field. The number of allocated request messages must align to a power of two. The following table provides the bit encoding of this field.

Bits [6:4] Encoding	Number of Allocated Messages
0b000	1
0b001	2
0b010	4
0b011	8
0b100	16
0b101	32
0b110	Reserved
0b111	Reserved

Multiple Message Capable

[3:1]

0

These read-only bits indicate the number of messages that the LSI53C1020 requests from the host. The host system software reads this field to determine the number of requested messages. The number of requested messages must align to a power of two. The LSI53C1020 sets this field to 0b000 to request one message. All other encodings of this field are reserved.

MSI Enable

System software sets this bit to enable MSI. Setting this bit enables the device to use MSI to interrupt the host and request service. Setting this bit also prohibits the device from using the INTA/ or ALT_INTA/ pins to request service from the host. Setting this bit to mask interrupts on the INTA/ or ALT_INTA/ pins is a violation of the PCI specification.

Register: 0xXX Message Address Read/Write





Message Upper Address

The LSI53C1020 supports 64-bit MSI. This 32-bit register contains the upper 32 bits of the 64-bit message address, which the system specifies. The host system software can program this register to 0x0000 to force the PCI function to generate 32-bit message addresses.

[31:0]

Register: 0xXX Message Data Read/Write

10			0
Message Data			
0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	0

Message Data

[15:0]

System software initializes this 16-bit register by writing to it. The LSI53C1020 sends an interrupt message by writing a dword to the address held in the Message Address and Message Upper Address registers. This register forms bits [15:0] of the dword message that the PCI function passes to the host. The PCI function drives bits [31:16] of this message to 0x0000.

Register: 0xXX PCI-X Capability ID Read Only



PCI-X Capability ID

[7:0]

This 8-bit register indicates the type of the current data structure. This register returns 0x07, indicating the PCI-X Data Structure.

Register: 0xXX PCI-X Next Pointer Read Only

7							0
PCI-X Next Pointer							
Х	х	х	Х	Х	Х	х	Х

PCI-X Next Pointer

[7:0]

[15:7]

This 8-bit register points to the next item in the device's capabilities list. The value of this register varies according to system configuration.

Register: 0xXX PCI-X Command Read/Write

15								7	6		4	3	2	1	0
PCI-X Command															
0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Reserved

This field is reserved.

Maximum Outstanding Split Transactions [6:4] These bits indicate the maximum number of split transactions the LSI53C1020 can have outstanding at one time. The LSI53C1020 uses the most recent value of this register each time it prepares a new sequence. Note that if the LSI53C1020 prepares a sequence before the setting of this field changes, the PCI function initiates the prepared sequence with the previous setting. The following table provides the bit encodings for this field.

Bits [6:4] Encoding	Maximum Outstanding Split Transactions					
0b000	1					
0b001	2					
0b010	3					
0b011	4					
0b100	8					
0b101	Reserved					
0b110	Reserved					
0b111	Reserved					

Maximum Memory Read Byte Count

These bits indicate the maximum byte count the LSI53C1020 uses when initiating a sequence with one of the burst memory read commands. The following table provides the bit encodings for this field.

Bits [3:2] Encoding	Maximum Memory Read Byte Count
0b00	512
0b01	1024
0b10	2048
0b11	Reserved

Reserved

This bit is reserved.

Data Parity Error Recovery Enable

The host device driver sets this bit to allow the LSI53C1020 to attempt to recover from data parity errors. If the user clears this bit, and the LSI53C1020 is operating in the PCI-X mode, the LSI53C1020 asserts SERR/ whenever the Master Data Parity Error bit in the PCI Status register is set.

1

0

[3:2]

Register: 0xXX PCI-X Status Read/Write



Reserved

[31:30]

This field is reserved.

Received Split Completion Error Message29The LSI53C1020 sets this bit upon receipt of a split completion message if the split completion error attribute bit is set. Write a one (1) to this bit to clear it.

Designed Maximum Cumulative Read Size [28:26] These read-only bits indicate a number greater than or equal to the maximum cumulative size of all outstanding burst memory read transactions for the LSI53C1020 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSI53C1020 reports 0b001 in this field to indicate a designed maximum cumulative read size of 2 Kbytes.

Designed Maximum Outstanding Split Transactions

[25:23]

[22:21]

These read-only bits indicate a number greater than or equal to the maximum number of all outstanding split transactions for the LSI53C1020 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSI53C1020 reports 0b100 in this field to indicate that the designed maximum number of outstanding split transactions is eight.

Designed Maximum Memory Read Byte Count

These read-only bits indicate a number greater than or equal to the maximum byte count for the LSI53C1020 device. The PCI function uses this count to initiate a sequence with one of the burst memory read commands. The PCI function must report the smallest value that correctly indicates its capability. The LSI53C1020 reports

16 The MAD[14] Power-On Sense pin controls this read-only bit. Allowing the internal pull-downs to pull MAD[14] LOW

PCI Host Register Description Copyright © 2001–2004 by LSI Logic Corporation. All rights reserved. Version 2.4

4-30

0b10 in this field to indicate that the designed maximum memory read bytes count is 2048.

Device Complexity

The PCI function clears this read-only bit to indicate that the LSI53C1020 is a simple device.

Unexpected Split Completion

The PCI function sets this read-only bit when it receives an unexpected split completion. When set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

Split Completion Discarded

The PCI function sets this read-only bit when it discards a split completion. When set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

133 MHz Capable

The MAD[15] Power-On Sense pin controls this read-only bit. Allowing the internal pull-downs to pull MAD[15] LOW sets this bit and enables 133 MHz operation of the PCI bus. Pulling MAD[15] HIGH clears this bit and disables 133 MHz operation of the PCI bus. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-18, for more information concerning the Power-On Sense pins.

64-bit Device

sets this bit and indicates a 64-bit PCI Address/Data bus. Pulling MAD[14] HIGH clears this bit and indicates a 32-bit PCI Address/Data bus. If using the LSI53C1020 on an add-in card, this bit must indicate the size of the PCI Address/Data bus on the card. Refer to Section 3.10, "Power-On Sense Pins Description," page 3-18 for more information concerning the Power-On Sense pins.

Bus Number

These read-only bits indicate the number of the LSI53C1020 bus segment. This PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

[15:8]

18

17

20

19
Device Number

[7:3]

These read-only bits indicate the device number of the LSI53C1020. This PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

Function Number

These read-only bits indicate the number in the Function Number field (AD[10:8]) of a Type 0 PCI configuration transaction. The PCI function uses this number as part of its Requester ID and Completer ID. This field always returns 0b000 to indicate the single PCI function on the LSI53C1020. This field is read for diagnostic purposes only.

4-31

[2:0]

4.2 I/O Space and Memory Space Register Descriptions

This section describes the host interface registers in the PCI I/O Space and PCI Memory Space. These address spaces contain the Fusion-MPT interface register set. PCI Memory Space [0] and PCI Memory Space [1] form the PCI Memory Space. PCI Memory [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. For all registers except the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers, access the address offset through either PCI I/O Space or PCI Memory Space [0]. Access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers is only through PCI I/O Space.

Table 4.3 defines the PCI I/O Space address map.

31 (Offset	Page
System Doorbell	0x0000	4-34
Write Sequence	0x0004	4-35
Host Diagnostic	0x0008	4-36
Test Base Address	0x000C	4-37
Diagnostic Read/Write Data	0x0010	4-38
Diagnostic Read/Write Address	0x0014	4-39
Reserved	0x0018-0x002F	_
Host Interrupt Status	0x0030	4-40
Host Interrupt Mask	0x0034	4-41
Reserved	0x0038-0x003F	-
Request Queue	0x0040	4-42
Reply Queue	0x0044	4-42
Reserved	0x0048-0x007F	_

Table 4.3 PCI I/O Space Address Map

Table 4.4 defines the PCI Memory Space [0] address map.

 Table 4.4
 PCI Memory [0] Address Map

31 0	Offset	Page
System Doorbell	0x0000	4-34
Write Sequence	0x0004	4-35
Host Diagnostic	0x0008	4-36
Test Base Address	0x000C	4-37
Reserved	0x0010-0x002F	_
Host Interrupt Status	0x0030	4-40
Host Interrupt Mask	0x0034	4-41
Reserved	0x0038–0x003F	_
Request Queue	0x0040	4-42
Reply Queue	0x0044	4-42
Reserved	0x0048–0x007F	-
Shared Memory	0x0080 - 0x(Sizeof(Mem0)-1)	_

Table 4.5 defines the PCI Memory Space [1] address map.

Table 4.5 PCI Memory [1] Address Map

Diagnostic Memory 0	0x0000 - 0x(Sizeof(Mem1)-1)

A bit level description of the PCI Memory and PCI I/O Spaces follows.

Register: 0x00 System Doorbell Read/Write

3																															0
													_			D															
													5	syst	em	Doc	orbe														
	0	0	0	0	0	6	0	0	6	0	0	6	0	0	0	0	6	6	6	0	6	0	6	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The System Doorbell register is a simple message passing mechanism that allows the system to pass single word messages to the embedded IOP processor, and vice versa.

When a host system PCI master writes to the Host Registers->Doorbell register, the LSI53C1020 generates a maskable interrupt to the IOP. The value written by the host system is available for the IOP to read in the System Interface Registers->Doorbell register. The IOP clears the interrupt status after reading the value.

Conversely, when the IOP writes to the System Interface Registers->Doorbell register, the LSI53C1020 generates a maskable interrupt to the PCI system. The host system can read the value written by the IOP in the Host Registers->Doorbell register. The host system clears the interrupt status bit and interrupt pin by writing any value to the Host Registers->Interrupt Status register.

Host Doorbell Value

[31:0]

^

During a write, this register contains the doorbell value that the host system passes to the IOP. During a read, this register contains the doorbell value that the IOP passes to the host system.

24

Register: 0x04 Write Sequence Read/Write



The Write Sequence register provides a protection mechanism against inadvertent writes to the Host Diagnostic register.

Reserved

This field is reserved.

Write I/O Key

[3:0]

[31:4]

To enable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic registers, perform five data-specific writes to the Write I/O Key. Writing an incorrect value to the Write I/O Key invalidates the key sequence, and the host must rewrite the entire sequence. The Write I/O Key sequence is: 0x0004, 0x000B, 0x0002, 0x0007, and 0x000D. To disable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic registers, perform a write of any value, except the Write I/O Key sequence, to the Write Sequence register. The Diagnostic Write Enable bit, bit 7 in the Host Diagnostic register, indicates the write access status.

Register: 0x08 Host Diagnostic Read/Write



The Host Diagnostic register contains diagnostic controls and status information. This register can only be written when bit 7 of this register is set.

Reserved

This field is reserved.

Diagnostic Write Enable

The LSI53C1020 sets this read-only bit when the host writes the correct Write I/O Key to the Write Sequence register. The LSI53C1020 clears this bit when the host writes a value other than the Write I/O Key to the Write Sequence register.

Flash Bad Signature

The LSI53C1020 sets this bit if the IOP ARM966E-S processor encounters a bad Flash signature when booting from Flash ROM. The LSI53C1020 also sets the DisARM bit (bit 1 in this register) to hold the IOP ARM processor in a reset state. The LSI53C1020 maintains this state until the PCI host clears both the Flash Bad Signature and DisARM bits.

Reset History

The LSI53C1020 sets this bit if it experiences a Power-On Reset (POR), PCI Reset, or TestReset/. A host driver can clear this bit.

Diagnostic Read/Write Enable

Setting this bit enables access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers.

5

4

[31:8]

7

6

TTL Interrupt

Setting this bit configures PCI INTA/ as a TTL output. Clearing this bit configures PCI INTA/ as an open-drain output. Use this bit for test purposes only.

Reset Adapter

Setting this write-only bit causes a hard reset within the LSI53C1020. The bit self-clears after eight PCI clock periods. After deasserting this bit, the IOP ARM processor executes from its default reset vector.

DisARM

Setting this bit disables the ARM processor.

Diagnostic Memory Enable

Setting this bit enables diagnostic memory accesses through PCI Memory Space [1]. Clearing this bit disables diagnostic memory accesses to PCI Memory Space [1] and returns 0xFFFF on reads.

Register: 0x0C Test Base Address Read/Write

31															16	15															0
	Test Base Address																														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Test Base Address register specifies the base address for Memory Space [1] accesses.

Test Base Address

[31:16]

The number of significant bits is determined by the size of the PCI Memory Space [1] in the serial EEPROM.

Reserved

[15:0]

This field is reserved.

3

2

1

0

Register: 0x10 Diagnostic Read/Write Data Read/Write

31																															0
												Dia	igno	stic	Re	ad/	Writ	e D	ata												
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Diagnostic Read/Write Data register reads or writes dword locations on the LSI53C1020 internal bus. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

Diagnostic Read/Write Data

[31:0]

Using this register, the LSI53C1020 reads/writes data at the address that the Diagnostic Read/Write Address register specifies.

Register: 0x14 Diagnostic Read/Write Address Read/Write

_	31																															0
												D	Diag	nos	tic F	Read	d/W	rite	Ado	dres	s											
l																																
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Diagnostic Read/Write Address register specifies a dword location on the internal bus. The address increments by a dword whenever the host system accesses the Diagnostic Read/Write Data register. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

Diagnostic Read/Write Address[31:0]This register holds the address that the DiagnosticRead/Write Data register writes data to or reads datafrom.

Register: 0x30 Host Interrupt Status Read/Write

31 30

4 3 2 1 0

31

[30:4]

3

[2:1]

0

Host Interrupt Status

0 Х X Х Х Х Х Х Х X Х Х Х Х Х X XX Х Х Х Х X Х X Х Х Х 0 X Х 0

The Host Interrupt Status register provides read-only interrupt status information to the PCI Host. A write to this register of any value clears the associated System Doorbell interrupt.

IOP Doorbell Status

The LSI53C1020 sets this bit when the IOP receives a message from the system doorbell but has yet to process it. The IOP processes the System Doorbell message by clearing the corresponding system request interrupt.

Reserved

This field is reserved.

Reply Interrupt

The LSI53C1020 sets this bit when the Reply Post FIFO is not empty. The LSI53C1020 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

Reserved

This field is reserved.

System Doorbell Interrupt

The LSI53C1020 sets this bit when the IOP writes a value to the System Doorbell. The host can clear this bit by writing any value to this register. The LSI53C1020 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

Register: 0x34 Host Interrupt Mask Read/Write



The Host Interrupt Mask register masks and/or routes the interrupt conditions that the Host Interrupt Status register reports.

Reserved

[31:10]

This field is reserved.

[7:4]

[2:1]

0

3

Interrupt Request Routing Mode [9:8]

This field routes PCI interrupts to the INTA/ or ALT_INTA/ pins according to the bit encodings in the following table. If the host system enables MSI, the LSI53C1020 does not signal PCI interrupts on the INTA/ or ALT_INTA/ pins.

Bits [9:8] Encodings	Interrupt Signal Routing
0b00	INTA/ and ALT_INTA/
0b01	INTA/ only
0b10	ALT_INTA/ only
0b11	INTA/ only

Reserved

This field is reserved.

Reply Interrupt Mask

Setting this bit masks reply interrupts and prevents the assertion of a PCI interrupt for all reply interrupt conditions.

Reserved

This field is reserved.

Doorbell Interrupt Mask

Setting this bit masks System Doorbell interrupts and prevents the assertion of a PCI interrupt for all System Doorbell interrupt conditions.

Register: 0x40 Request Queue Read/Write



The Request Queue accepts Request Post MFAs from the host system on writes.

Request Queue [31:0] For reads, this register contains 0xFFFFFFF. For writes, the register contains the Request Post MFA.

Register: 0x44 Reply Queue Read/Write



The Reply Queue provides Reply Post MFAs to the host system on reads and accepts Reply Free MFAs from the host system on writes.

Reply Queue

[31:0]

For reads, this register contains the Reply Post MFA. For writes, the register contains the Reply Free MFA.

Chapter 5 Specifications

This chapter specifies the LSI53C1020 electrical and physical characteristics. It is divided into the following sections:

- Section 5.1, "DC Characteristics"
- Section 5.2, "TolerANT Technology Electrical Characteristics"
- Section 5.3, "AC Characteristics"
- Section 5.4, "External Memory Timing Diagrams"
- Section 5.5, "Pinout Information and Mechanical Drawings"

Refer to the *PCI Local Bus Specification*, the *PCI-X Addendum to the PCI Local Bus Specification*, and the *SCSI Parallel Interface-4 Draft Specification* for PCI, PCI-X, and SCSI timings and timing diagrams. The LSI53C1020 timings conform to the timings these specifications provide.

<u>Note:</u> In the rest of this chapter, *LSI53C1020* refers to both the LSI53C1020 SCSI controller and the LSI53C1020A SCSI controller, unless specifically noted.

5.1 DC Characteristics

This section describes the LSI53C1020 DC characteristics. Tables 5.1 through 5.11 give current and voltage specifications. Figures 5.1 and 5.2 are LVD transceiver schematics.

Table 5.1 Absolute Maximum Stress Ratings¹

Symbol	Parameter	Min	Мах	Unit	Test Conditions
T _{STG}	Storage temperature	-40	125	°C	_
V _{DD-Core}	Supply voltage	-0.3	2.2	V	_
V _{DD-IO}	I/O supply voltage	-0.3	3.9	V	-
V _{IN}	Input voltage	-0.5	V _{DD} + 0.5	V	-
I _{LP} ²	Latch-up current	±150	-	mA	–2 V < V _{PIN} < 8 V
T ²	Lead temperature	-	125	°C	-
ESD ²	Electrostatic discharge	_	2000	V	MIL-STD 883C, Method 3015.7

1. Stresses beyond those listed above can damage the device. These are stress ratings only; functional operation of the device at or beyond these values is not implied.

2. SCSI pins only.

Table 5.2 Operating Conditions¹

Symbol	Parameter	Min	Nominal	Max	Unit	Test Conditions
V _{DD-Core}	Core and analog supply voltage	1.71	1.80	1.89	V	_
V _{DD-IO}	I/O supply voltage	2.97	3.30	3.63	V	_
I _{DD-Core}	Core and analog supply current (dynamic) ²	_	1.40	1.70	A	_
I _{DD-I/O}	I/O supply current (dynamic)	_	0.40	0.80	A	_
Тj	Junction temperature	_	_	115	°C	_
T _A	Operating free air	0	_	70.0	°C	_
θ_{JA}	Thermal resistance (junction to ambient air)	_	_	15.0	°C/W	0 linear feet/minute

1. Conditions that exceed the operating limits can cause the device to function incorrectly.

2. Core and analog supply only.

The core voltage must come up before I/O voltage. The following equation must hold at all times: $VDD_I/O \leq (VDD_CORE + 2 V)$.

Table 5.3LVD Driver SCSI Signals1 – SACK±, SATN±, SBSY±, SCD±, SD[15:0]±,
SDP[1:0]±, SIO±, SMSG±, SREQ±, SRST±, SSEL±

Symbol	Parameter	Min	Max	Unit	Test Conditions
I _O +	Source (+) current	-6.5	-13.5	mA	Asserted state
I _O –	Sink (-) current	6.5	13.5	mA	Asserted state
I _O +	Source (+) current	2.5	9.5	mA	Negated state
I _O –	Sink (-) current	-2.5	-9.5	mA	Negated state
I _{OZ}	3-state leakage	_	20	μA	_

1. $V_{CM} = 0.7-1.8$ V (Common Mode, nominal ~1.2 V), Rbias = 10.0 k\Omega.

Figure 5.1 LVD Driver



Table 5.4LVD Receiver SCSI Signals¹ – SACK±, SATN±, SBSY±, SCD±, SD[15:0]±,
SDP[1:0]±, SIO±, SMSG±, SREQ±, SRST±, SSEL±

Symbol	Parameter	Min	Мах	Unit	Test Conditions
VI	LVD receiver voltage asserting	30	_	mV	Differential voltage
VI	LVD receiver voltage negating	-	30	mV	Differential voltage

1. $V_{CM} = 0.7-1.8$ V (Common Mode Voltage, nominal ~1.2 V.)

Figure 5.2 LVD Receiver



Table 5.5 DIFFSENS SCSI Signal

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{IH}	HVD sense voltage	2.4	3.6	V	See note ¹
V _S	LVD sense voltage	0.7	1.9	V	See note ¹
V _{IL}	SE sense voltage	VSS - 0.35	0.5	V	See note ¹
I _{OZ}	3-state leakage	-10	10	μA	V _{PIN} = 0 V, 3.6 V

1. V_{IH} , V_{IL} , and V_s are specified in the SPI-4 draft specification.

Table 5.6Input Capacitance

Symbol	Parameter	Min	Max	Unit	Test Conditions
Cl	Input capacitance of input pads	_	7	pF	Guaranteed by design
C _{IO}	Input capacitance of I/O pads	_	15	pF	Guaranteed by design
C _{PCI}	Input capacitance of PCI pads	_	8	pF	Guaranteed by design
C _{LVD}	Input capacitance of LVD pads	_	8	pF	6.5 pF pad; 1.5 pF package

Table 5.7	8 mA Bidirectional Signals	– GPIO[7:0], MAD[15:0],	MADP[1:0], SerialDATA
-----------	----------------------------	-------------------------	-----------------------

Symbol	Parameter	Min	Мах	Unit	Test Conditions	
V _{IH}	Input high voltage	2.0	3.6	V	-	
V _{IL}	Input low voltage	-0.3	0.8	V	-	
V _{OH}	Output high voltage	2.4	VDD	V	–8 mA	
V _{OL}	Output low voltage	VSS	0.4	V	8 mA	
I _{OZ}	3-state leakage	-10	10	μA	$V_{\text{PIN}} = 0$ V, 5.25 V	
I _{PULL}	Pull-up current	25	_	μA	_	

Table 5.8 8 mA PCI Bidirectional Signals – ACK64/, AD[63:0], C_BE[7:0]/, DEVSEL/, FRAME/, IRDY/, PAR, PAR64, PERR/, REQ64/, SERR/, STOP/, TRDY/

Symbol	Parameter	Min	Мах	Unit	Test Conditions
V _{IH}	Input high voltage	0.5 VDD	PCI5VBIAS ¹	V	_
V _{IL}	Input low voltage	-0.5	0.3 VDD	V	_
V _{OH}	Output high voltage	0.9 VDD	VDD	V	–500 μA
V _{OL}	Output low voltage	VSS	0.1 VDD	V	1500 μA
I _{OZ}	3-state leakage	-10	10	μA	V _{PIN} = 0 V, 5.25 V
I _{PULL-DOWN}	Pull-down current ²	25	_	μA	_

 The maximum PCI input voltage depends upon the operating mode of the PCI bus, which PCI5VBIAS determines. The maximum input voltage in a 5 V PCI system is 5 V. The maximum input voltage in a 3.3 V PCI system is VDD. Refer to the signal description in Section 3.9, "Power and Ground Pins," page 3-16, for more information concerning PCI5VBIAS.

2. Pull-down text does not apply to AD[31:0] and C_BE[3:0]/.

Table 5.9Input Signals1 – CLK, DIS_PCI_FSN/, DIS_SCSI_FSN/, GNT/, IDDTN,
IDSEL, IOPD_GNT, BZRESET, BZVDD, JtagMode, SCANEN, SCAN_MODE,
SCLK, TCK_CHIP, TCK_ICE, TESTACLK, TM, TESTHCLK, TDI_CHIP,
TDI_ICE, TMS_CHIP, TMS_ICE, TN, TRST_ICE/, TST_RST/, ZCR_EN/

Symbol	Parameter	Min	Мах	Unit	Test Conditions
V _{IH}	Input high voltage	2.0	VDD + 0.5	V	_
V _{IL}	Input low voltage	-0.3	0.8	V	-
I _{IN}	3-state leakage	-10	10	μA	V _{PIN} = 0 V, VDD + 0.5 V
I _{PULL-UP}	Pull current	25	_	μA	_

1. Do not place pulls on CLK, GNT/, IDSEL, RST/, and SCLK. The pull information given does not apply to these signals.

Table 5.10 8 mA Output Signals¹ – ALT_INTA/, RAMWE[1:0]/, FLSHALE[1:0]/, FLSHCE/, INTA/, RAMOE/, RAMCE/, REQ/, RTCK_ICE, SerialCLK, TDO_CHIP, TDO_ICE

Symbol	Parameter	Min	Мах	Unit	Test Conditions
V _{OH}	Output high voltage	2.4	VDD	V	–8 mA
V _{OL}	Output low voltage	VSS	0.4 VDD	V	8 mA
I _{OZ}	3-state leakage	-10	10	μA	V _{PIN} = 0 V, 3.6 V
I _{PULL-UP}	Pull current	25	_	μA	_

1. Do not place pulls on REQ/ and SERR/. The pull information given does not apply to these signals.

Table 5.11 12 mA Output Signals – A_LED/, HB_LED/

Symbol	Parameter	Min	Мах	Unit	Test Conditions
V _{OH}	Output high voltage	2.4	VDD	V	–12 mA
V _{OL}	Output low voltage	VSS	0.4 VDD	V	12 mA
I _{OZ}	3-state leakage	-10	10	μA	V _{PIN} = 0 V, 3.6 V
I _{PULL-UP}	Pull current	25	-	μA	-

5.2 **TolerANT Technology Electrical Characteristics**

The LSI53C1020 features TolerANT technology, which includes active negation on the SCSI drivers and input signal filtering on the SCSI receivers. Active negation actively drives the SCSI Request, Acknowledge, Data, and Parity signals HIGH rather than allowing them to be passively pulled up by terminators.

Table 5.12 provides electrical characteristics for SE SCSI signals. Figures 5.3 and 5.4 provide the reference information for testing SCSI signals.

Table 5.12 TolerANT Technology Electrical Characteristics for SE SCSI Signals¹

Symbol	Parameter	Min	Max	Unit	Test Conditions
V _{OH} ²	Output high voltage	2.5	3.7	V	I _{OH} = 0 mA
V _{OL}	Output low voltage	0.0	0.5	V	I _{OL} = 48 mA
V _{IH}	Input high voltage	1.9	5.50	V	Signal FALSE state
V _{IL}	Input low voltage	-0.5	1.0	V	Referenced to V _{SS} Signal TRUE state
V _{IK}	Input clamp voltage	-	-0.75	V	V _{pp} = Min; I ₁ = –20 mA
V _{TH}	Threshold, HIGH to LOW	1.00	-	V	-
V _{TL}	Threshold, LOW to HIGH	_	1.90	V	_
V _{TH} -V _{TL}	Hysteresis	375	_	mV	_
l _{ih.hp}	Hot plug high level current peak	_	1.5	mA	Transient duration of 10% of peak equals 20 μs. This applies during physical insertion only.
I _{OH2}	Output high current	0	7	mA	V _{OH} = 2.2 V
I _{OL}	Output low current	48	-	mA	$V_{OL} = 0.5 V$
I _{OSH2}	Short-circuit output high current	48	_	mA	Short to V _{DD} ³
I _{OSL}	Short-circuit output low current	22	_	mA	Short to V_{SS}
I _{LH}	Input high leakage	_	20	μA	–0.5 <v<sub>DD<5.25 V_{PIN} = 2.7 V</v<sub>

Symbol	Parameter	Min	Max	Unit	Test Conditions
ILL	Input low leakage	_	20	μA	–0.5 <v<sub>DD<5.25 V_{PIN} = 0.5 V</v<sub>
R _I	Input resistance	20	_	MΩ	Receivers disabled
C _P	Capacitance per pin	_	8	pF	PQFP
dVH/dt	Slew rate LOW to HIGH	110	540	mV/ns	See Figure 5.3
dVL/dt	Slew rate HIGH to LOW	110	540	mV/ns	See Figure 5.3
ESD _{HBM}	Electrostatic discharge (HBM)	2	_	kV	MIL-STD-883C; Method 3015-7; 100 pF at 1.5 kΩ
ESD _{CDM}	Electrostatic discharge (CDM)	0.5	_	kV	ESD DS5.3.1-1996
-	Latch-up	100	_	mA	-
_	Filter delay	20	30	ns	See Figure 5.4
-	Ultra filter delay	10	15	ns	See Figure 5.4
-	Ultra2 filter delay	5	8	ns	See Figure 5.4
-	Extended filter delay	40	60	ns	See Figure 5.4

Table 5.12TolerANT Technology Electrical Characteristics for SE SCSI
Signals¹ (Cont.)

1. These values are guaranteed by periodic characterization; they are not 100% tested on every device.

2. Active negation outputs only: Data, Parity, SREQ/, and SACK/. SCSI SE mode only (minus pins).

3. Single pin only; irreversible damage can occur if sustained for longer than one second.

Figure 5.3 Rise and Fall Time Test Condition



Figure 5.4 SCSI Input Filtering



Note: t_1 is the input filtering period.

Specifications

5.3 AC Characteristics

The AC characteristics described in this section apply over the entire range of operating conditions (refer to Section 5.1, "DC Characteristics," page 5-1, for more details). Chip timing is based on simulation at worst-case voltage, temperature, and processing. Timing has been developed with a load capacitance of 50 pF. Table 5.13 and Figure 5.5 provide external clock timing data.

		133 PC	MHz SI-X	66 I PC	MHz SI-X	66 I P	MHz Cl	33 I P	MHz CI	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t ₁	PCI Bus clock period ¹	7.5	20	15	20	15	30	30	250	ns
	SCSI clock period	12.5	12.5	12.5	12.5	12.5	12.5	12.5	12.5	ns
t ₂	PCI CLK LOW time ²	3	-	6	-	6	_	11	_	ns
	SCLK LOW time	5	7.5	5	7.5	5	7.5	5	7.5	ns
t ₃	PCI CLK HIGH time	3	-	6	-	6	_	11	_	ns
	SCLK HIGH time	5	7.5	5	7.5	5	7.5	5	7.5	ns
t ₄	PCI CLK slew rate	1.5	4	1.5	4	1.5	4	1	4	V/ns

Table 5.13External Clock

1. For frequencies above 33 MHz, the clock frequency cannot be changed beyond the spread spectrum limits except while RST/ is asserted.

2. Duty cycle not to exceed 60/40.

Figure 5.5 External Clock



Table 5.14 and Figure 5.6 provide reset input timing data.

Table 5.14Reset Input

Symbol	Parameter	Min	Max	Unit
t ₁	Reset pulse width	10	_	ns
t ₂	Reset deasserted setup to CLK HIGH	0	_	ns
t ₃	MAD setup time to CLK HIGH (for configuring the MAD bus only)	20	_	ns
t ₄	MAD hold time from CLK HIGH (for configuring the MAD bus only)	20	_	ns

Figure 5.6 Reset Input



Table 5.15 and Figure 5.7 provide Interrupt Output timing data.

Table 5.15Interrupt Output

Symbol	Parameter	Min	Мах	Unit
t ₁	CLK HIGH to IRQ/ LOW	2	11	ns
t ₂	CLK HIGH to IRQ/ HIGH	2	11	ns
t ₃	IRQ/ deassertion time	3	-	CLK

Figure 5.7 Interrupt Output



5.4 External Memory Timing Diagrams

This section provides timing diagrams and data for NVSRAM and Flash ROM timings.

5.4.1 NVSRAM Timing

Table 5.16 and Figure 5.8 provide the timing information for the Memory Address and Data (MAD) bus NVSRAM read accesses.

Symbol	Parameter	Min	Max	Unit
t ₁	Address setup to FLSHALE/ HIGH	25	_	ns
t ₂	Address hold from FLSHALE/ HIGH	25	_	ns
t ₃	FLSHALE/ pulse width	25	_	ns
t ₄	Address valid to data clocked in	135	_	ns
t ₅	RAMCE/ LOW to data clocked in	85	_	ns
t ₆	RAMOE/ LOW to data clocked in	75	_	ns
t ₇	Data setup to RAMOE/ HIGH	10	_	ns
t ₈	Data setup to RAMCE/ HIGH	10	_	ns
t ₉	Data hold from RAMCE/ HIGH	0	_	ns

Table 5.16 NVSRAM Read Cycle Timing

Figure 5.8 NVSRAM Read Cycle



Figure 5.8 NVSRAM Read Cycle (Cont.)



Table 5.17 and Figure 5.9 provide the timing information for NVSRAM write accesses.

Symbol	Parameter	Min	Мах	Unit
t ₁₁	Address setup to FLSHALE/ HIGH	25	-	ns
t ₁₂	Address hold from FLSHALE/ HIGH	25	-	ns
t ₁₃	FLSHALE/ pulse width	25	-	ns
t ₂₀	Data setup to RAMWE0/ LOW	40	-	ns
t ₂₁	Data hold from RAMWE0/ HIGH	30	-	ns
t ₂₂	RAMWE0/ pulse width	20	-	ns
t ₂₃	Address setup to RAMWE0/ LOW	75	-	ns
t ₂₄	RAMCE/ LOW to RAMWE0/ HIGH	60	-	ns
t ₂₅	RAMCE/ LOW to RAMWE0/ LOW	25	-	ns
t ₂₆	RAMWE0/ HIGH to RAMCE/ HIGH	25	-	ns
t ₂₇	RAMCE/ pulse width	100	-	ns

Table 5.17 NVSRAM Write Cycle

Figure 5.9 NVSRAM Write Cycle



Figure 5.9 NVSRAM Write Cycle (Cont.)



5.4.2 Flash ROM Timing

Table 5.18 and Figure 5.10 provide the timing information for Flash ROM read accesses.

Symbol	Parameter	Min	Max	Unit
t ₁	Address setup to FLSHALE/ HIGH	25	_	ns
t ₂	Address hold from FLSHALE/ HIGH	25	_	ns
t ₃	FLSHALE/ pulse width	25	-	ns
t ₄	Address valid to data clocked in	135	_	ns
t ₅	FLSHCE/ LOW to data clocked in	85	_	ns
t ₆	RAMOE/ LOW to data clocked in	75	_	ns
t ₇	Data setup to RAMOE/ HIGH	10	_	ns
t ₈	Data setup to FLSHCE/ HIGH	10	_	ns
t ₉	Data hold from FLSHCE/ HIGH	0	_	ns

Table 5.18 Flash ROM Read Cycle Timing

Figure 5.10 Flash ROM Read Cycle



Figure 5.10 Flash ROM Read Cycle (Cont.)



Table 5.19 and Figure 5.11 provide the timing information for Flash ROM write accesses.

Symbol	Parameter	Min	Max	Unit
t ₁₁	Address setup to FLSHALE/ HIGH	25	-	ns
t ₁₂	Address hold from FLSHALE/ HIGH	25	-	ns
t ₁₃	FLSHALE/ pulse width	25	-	ns
t ₂₀	Data setup to RAMWE0/ LOW	40	_	ns
t ₂₁	Data hold from RAMWE0/ HIGH	30	-	ns
t ₂₂	RAMWE0/ pulse width	20	_	ns
t ₂₃	Address setup to RAMWE0/ LOW	75	_	ns
t ₂₄	FLSHCE/ LOW to RAMWE0/ HIGH	60	_	ns
t ₂₅	FLSHCE/ LOW to RAMWE0/ LOW	25	_	ns
t ₂₆	RAMWE0/ HIGH to RAMCE/ HIGH	25	_	ns
t ₂₇	FLSHCE/ pulse width	100	_	ns

Table 5.19 Flash ROM Write Cycle

Figure 5.11 Flash ROM Write Cycle



Figure 5.11 Flash ROM Write Cycle (Cont.)



5.5 **Pinout Information and Mechanical Drawings**

This section has pinout diagrams, pinout tables, and mechanical drawings for the LSI53C1020 and LSI53C1020A SCSI controllers.

- LSI53C1020 456-Pin BGA Package
 - Pinout Diagram-page 5-21
 - Pinout by Signal Name—page 5-22
 - Pinout by BGA Position—page 5-24
- LSI53C1020A 384-Pin BGA Package
 - Pinout Diagram-page 5-26
 - Pinout by Signal Name—page 5-27
 - Pinout by BGA Position—page 5-29
- LSI53C1020A 448-Pin BGA Package

Please refer to the LSI53C1020 456-pin BGA package. The 448-pin and 456-pin packages are pin compatible. The E10–E17 pins of the 456-pin package are removed to create the 448-pin package.

- LSI53C1020 456-Pin BGA Mechanical Drawing—page 5-31
- LSI53C1020A 384-Pin BGA Mechanical Drawing—page 5-32
- LSI53C1020A 448-Pin BGA Mechanical Drawing-page 5-34

Figure 5.12 LSI53C1020 456-Pin BGA Top View

44	40	4.2	44	٨F	16	47	10	4.9	440		440	442	444	445	4.16	A 17	440	449	400	4.04	400	100	4.94	4.05	4.06
<u>.</u>	A2	A0	^+	AS		<u>.</u>	A0	A0		A.,	A14 -10	A10	A19	AD	A10		A10	A10	A20	Mei 1	A22	Ae3	DIS_PCL	A22	A20
ADD ¹⁰	ADD ⁻¹⁰	NC	NC	A22 ¹⁰	VDD_10	NC	NC	A22 ¹⁰	VDD_10	NC	NC	A22 ¹⁰	ADD ¹⁰	NC	NC	A22 ¹⁰	V00_10	NC	NC	A22 ¹⁰	VDD_10	NC	FSN/	A22 ¹⁰	ADD ¹⁰
B1	B2	B3	В4	B5	B6	B7	B8	вэ	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20	B21	B22	B23	B24	B25	B26
V\$\$_10	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	SPARE13	MADPO	MAD13	VSS_IO
C1	C2	C3	C4	C5	C6	C7	C8	сэ	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23	C24	C25	C26
VDDA	NC	NC	VSS IO	TN	NC	VDD IO	VSS IO	NC	NC	VDD IO	VSS IO	NC	NC	VDD IO	VSS IO	NC	NC	VDD IO	VSS IO	VSSC	MADP1	VDD IO	MAD10	HB LED/	VSSC
51	D2	D3	D4	DS	06		D8	Da	D10	011	012	D13	D14	D15	D16	017	D18	D19	D20	021	022	D23	D24	D25	D26
SD11+	VDDC	VDD_IO	NC	NC	NC	TM	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	RAMCE/	NC	MAD15	MAD12	VSS_IO	MAD2	MAD7
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16	E17	E18	E19	E20	E21	E22	E23	E24	E25	E26
VSS_IO	DIFFSENS	NC	NC	NC	SPARE12	SCAN_ MODE	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	VDDC	NC	MAD14	MAD11	MAD8	RAMWE1/	MAD6	VDD_IO
F1	F2	F3	F4	F5																	F22	F23	F24	F25	F26
VDD IO	SD11.	scur	NC	NC																	MADS	MADI	MADA	VSSC	V\$\$ 10
100_10	0011	OOLK																					111124		100210
G1	G2	G3	G4	G5																	G22	G23	G24	G25	G26
SD10+	SD10-	VSS_IO	VSSC	NC																	MADO	MAD3	NC	FLSHCE/	RAMOE/
H1	H2	нз	H4	H5	1																H22	H23	H24	H25	H26
SD8-	SD8+	VDD_IO	SD9+	VSSA																	MADS	RAMWE0/	VSS_IO	GPI03	SerialDATA
н	10	13	14	15	1																199	193	124	105	126
21	0050	0050																			UDDO	4.1501	51 ON 11 E41	0	200
VSS_10	SRE6-	SHE6#	303-	510+																	VDDC	ALCON	FLORALEIN	Senaicek	VDD_10
К1	к2	кз	К4	к5																	К22	К23	K24	K25	K26
VDD_IO	SSEL+	SCD-	SCD+	SIO-																	FLSHALE0/	NC	GPI02	GPI07	VSS_IO
L1	L2	L3	L4	L5	1					L11	L12	L13	L14	L15	L16	1					L22	L23	L24	L25	L26
SMSG+	SMSG-	VSS IO	SSEL-	SACK+						VSS IO	VSS_IO	VSS IO	VSS_IO	VSS IO	VSS IO						VSSC	GPI06	VDD IO	GPIO5	AD34
					-											-									
1911	1V12	M3	1/14	IVI5						1911	19112	M13	IVI14	19115	11116						M22	M23	17124	19125	M26
SRST-	SRST+	VDD_IO	SATN-	SACK-						VSS_IO	VSS_IO	VSS_IO	VSS_IO	VSS_IO	VSS_IO						VDDC	PCI5VBIAS	VSS_IO	GPIO4	AD35
NI	N2	N3	N4	NS]					N11	N12	N13	N14	N15	N16]					N22	N23	N24	N25	N26
VSS_IO	VDDC	SBSY-	SBSY+	SATN+						VSS_IO	VSS_IO	vss_io	VSS_IO	VSS_IO	VSS_IO						SCANEN	ZCR_EN/	AD32	AD33	VDD_IO
P1	P2	P3	P4	P5						P11	P12	P13	P14	P15	P16	1					P22	P23	P24	P25	P26
VDD IO	VSSC	\$074	SDP0.	SUBUT						V\$\$ 10	V\$\$ 10	V88-10	V88 IO	VSS IO	VSS IO						4042	4041	4039	4038	V\$\$ 10
100_10	1000	001	0010	00101						1002/0	100_10	100_10	100210	100_10	100_10	4						11241	11200	11200	100210
R1	R2	R3	R4	RS						R11	R12	R13	R14	R15	R16						R22	R23	R24	R25	R26
RBIAS	SD5+	VSS_IO	SD7-	SD6+						V\$\$_10	VSS_IO	VSS_IO	VSS_IO	VSS_IO	VSS_IO						AD43	AD40	VDD_IO	AD44	AD36
Т1	Т2	тз	Т4	T5	1					T11	T12	T13	T14	T15	T16	1					T22	T23	T24	T25	T26
VDDBIAS	SD5-	NC	SD4+	SD6-						VSS_IO	VSS_IO	vss_io	vss_io	VSS_IO	VSS_IO						AD47	AD46	VSS_IO	AD45	AD37
1.11	112	113	114	115	1]					1122	1123	1124	1125	1126
		000	0.0	0.000																		1040			
A22 ¹⁰	504-	205+	SD3+	SD3-																	AUSS	AU49	AU52	AU48	ADD ¹⁰
V1	V2	V3	∀4	∨5]																V22	V23	V24	V25	V26
VDD_IO	SD2-	SD0+	SD1-	SD1+																	AD56	AD53	AD54	AD51	VSS_IO
V1	W2	W3	₩4	₩5	1																W22	W23	W24	W25	W26
SDP1.	SDP1.		SD0.	\$0154																	4063	4059	NC	POSVBIAS	4050
00/10	0011	100_10	0000	0010-																	1.000	1000		robromo	1000
71	Y2	Y3	Y4	Y5																	Y22	Y23	Y24	Y25	Y26
SD15-	SD14+	VDD_IO	IDDTN	TMS_ICE																	PCI5VBIAS	C_BE5/	VSS_IO	AD58	AD57
AA1	AA2	AA3	AA4	AA5	1																AA22	AA23	AA24	AA25	AA26
V\$\$_10	SD14-	SD13+	TCK_ICE	RTCK_ICE																	JtagMode	C_BE7/	PAR64	AD60	VDD_IO
481	489	482	484	APS	486	487	480	489	4810	4 12 11	4810	4812	4814	4845	4.846	4817	4010	4819	4820	48.91	4800	4800	4894	4895	4896
	-De		~D4						~				0014					100			0066		1024		
10000	SD13-	TULICE	TRST_ICE	VSSC	TESTACLK	V55C	VSSC	NC	Reir	AD20	AD24	C_BEST	C_DEar	FRAME/	STOP	ADI2	ADII	AUS	AUK047	VDDA	PUDVDIAS	V55C	VSSC	AD62	VSS_10
AC1	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9	AC10	AC11	AC12	AC13	AC14	AC15	AC16	AC17	AC18	AC19	AC20	AC21	AC22	AC23	AC24	AC25	AC26
SD12+	NC	VSS_IO	FSN/	M66EN	TCK_CHIP	VDDC	INTA/	ScanRstDis	PCI5VBIAS	AD27	AD23	IDSEL	AD16	AD17	DEVSEL/	SERR/	AD13	AD8	AD2	AD0	CLK	GPIO0	VDD_IO	C_BE6/	AD61
AD1	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15	AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23	AD24	AD25	AD26
SD12-	TDO, ICF	VDDC	VDD IO	TST_ BST/	TDO, CHIP	V\$\$ IO	YDD IO	PCISVBIAS	REQ/	VSS IO	VDD IO	AD22	VSSC	V\$S IN	YDD IN	AD15	PCISVBIAS	vss in	YDD IO	AD4	REQ64/	VSS IO	V\$SA	VDDC	C_BE4/
1.54	450	150	154	455	450	4.57	150	450	4.540	154	4540	1.540	1.541	1.04	1.545	150	1.540	1.540	4500	ARCI	4500	1500	4500	4505	4506
AE1	AE2	AE3	AE4	AES	AE6	AET	AE8	AEB	AE10	AE11	AE12	AE13	AE14	AE15	AE16	AE17	AE18	AE13	AE20	AE21	AE22	AE23	AE24	AE25	AE26
V\$\$_10	TESTHOLK	VDDC	TMS_CHIP	BZRESET	PCI5VBIAS	NC	GNT/	AD31	AD29	AD26	AD25	AD21	AD18	IRDY/	TRDY/	PERR/	C_BE1/	AD14	AD9	C_BE0/	AD6	AD1	VDDC	GPI01	VDD_IO
AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	AF16	AF17	AF18	AF19	AF20	AF21	AF22	AF23	AF24	AF25	AF26
VDD_I0	VSS_IO	TOLCHIP	BZVDD	VDD_IO	VSS_IO	ALT_INTA/	AD30	VDD_IO	VSS_IO	AD20	PCI5VBIAS	VDD_IO	VSS_IO	VDDC	AD19	VDD_10	VSS_IO	PAR	AD10	VDD_IO	VSS_IO	AD7	AD3	VDD_IO	VSS_IO

Table 5.20 contains the pinout for the LSI53C1020 456-pin BGA, in alphabetical order by signal name.

Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball
A_LED/ ACK64/ AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD12 AD13 AD14 AD15 AD16 AD17 AD16 AD17 AD18 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD23 AD24 AD25 AD26 AD27 AD28 AD26 AD27 AD28 AD29 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 AD32 AD33 AD34 AD35 AD36 AD37 AD38 AD36 AD37 AD38 AD37 AD38 AD37 AD38 AD37 AD38 AD34 AD35 AD36 AD37 AD38 AD37 AD38 AD37 AD38 AD37 AD38 AD37 AD38 AD34 AD35 AD36 AD37 AD38 AD37 AD38 AD34 AD35 AD36 AD37 AD38 AD37 AD38 AD34 AD35 AD36 AD37 AD38 AD37 AD38 AD34 AD35 AD36 AD37 AD38 AD37 AD38 AD34 AD35 AD34 AD35 AD36 AD37 AD38 AD34 AD35 AD34 AD35 AD34 AD35 AD34 AD35 AD34 AD35 AD34 AD35 AD34 AD35 AD34 AD34 AD35 AD34 AD34 AD35 AD34 AD37 AD34 AD37 AD34 AD34 AD35 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD35 AD34 AD37 AD34 AD37 AD34 AD35 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD37 AD34 AD34 AD37 AD34 AD37 AD34 AD34 AD34 AD34 AD34 AD34 AD34 AD34	J23 AB20 AC21 AE23 AC20 AF24 AD21 AB19 AE22 AF23 AC19 AE20 AF20 AF20 AF20 AF20 AF20 AF20 AF20 AF	AD45 AD46 AD47 AD48 AD49 AD50 AD51 AD52 AD53 AD54 AD55 AD55 AD56 AD57 AD58 AD59 AD60 AD61 AD62 AD63 ALT_INTA/ BZRESET BZVDD C_BE0/ C_BE1/ C_BE2/ C_BE3/ C_BE4/ C_BE5/ C_BE4/ C_BE5/ C_BE6/ C_BE7/ CLK DEVSEL/ DIFFSENS DIS_PCI_FSN DIS_SCSI_FS FLSHALE0/ FLSHALE1/ FLSHCE/ FRAME/ GNT/ GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6	T25 T23 T22 U25 U23 W26 V25 U24 V22 V22 V22 V22 V22 V22 V22 V22 V22 V	GPIO7 HB_LED/ IDDTN IDSEL INTA/ IRDY/ JtagMode IOPD_GNT MAD0 MAD1 MAD2 MAD3 MAD4 MAD5 MAD6 MAD7 MAD6 MAD7 MAD8 MAD6 MAD7 MAD8 MAD9 MAD10 MAD10 MAD11 MAD12 MAD13 MAD12 MAD13 MAD14 MAD13 MAD14 MAD15 MADP0 MADP1 NC NC NC NC NC NC NC NC NC NC NC NC NC	$\begin{array}{c} \text{K25} \\ \text{C25} \\ \text{Y4} \\ \text{AC13} \\ \text{AC8} \\ \text{AC13} \\ \text{AC22} \\ \text{AC22} \\ \text{D23} \\ \text{D24} \\ \text{D223} \\ \text{D224} \\ \text{D23} \\ \text{D33} \\ $	NC NC NC NC NC NC NC NC NC NC NC NC NC N	$\begin{array}{c} B12\\B13\\B14\\B15\\B16\\B17\\B18\\B20\\B21\\C2\\C3\\C6\\C9\\C13\\C14\\C18\\D4\\D5\\D6\\D9\\D10\\D11\\D12\\D13\\D14\\D16\\D17\\B19\\D21\\EE\\E9\\E10\\E12\\E13\\E15\\E12\\E13\\E15\\E15\\E12\\E12\\E13\\E15\\E15\\E12\\E12\\E15\\E15\\E15\\E15\\E15\\E15\\E15\\E15\\E15\\E15$	NC NC NC NC NC NC NC NC NC NC NC NC NC N	E16 E17 E18 E20 F4 F5 G24 K23 T3 AB9 AC7 AB22 AB22 AB22 AD18 AC19 AD18 AC19 AD18 AC12 AD18 AC23 AD18 AC12 AD18 AC23 AC19 AD18 AC23 AC19 AD18 AC23 AC19 AD18 AC23 AC19 AC23 AC19 AC23 AC19 AC23 AC19 AC23 AC23 AC23 AC23 AC23 AC23 AC23 AC23

Table 5.20 LSI53C1020 456-Pin Pinout by Signal Name (Cont.)

Signal	Ball	Signal	Ball	Signal	Ball	Signal Ball		Signal	Ball
SD0- SD0+ SD1- SD1+ SD2- SD2+ SD3- SD3+ SD4- SD5- SD5+ SD6- SD6+ SD7- SD7+ SD8- SD9+ SD10- SD10+ SD10- SD10+ SD10- SD10+ SD12- SD12+ SD13- SD13- SD13+ SD14- SD14- SD14+ SD15- SD14+ SD15- SD15+ SD16+ SD17+	W43V452354242255431244212121223222154222554312442212212222222222	SREQ+ SRST- SRST+ SSEL- SSEL+ STOP/ TCK_CHIP TDI_ICE TDI_CHIP TDO_ICE TESTACLK TESTACLK TESTHCLK TM TMS_CHIP TMS_ICE TN TRDY/ TRST_ICE/ TST_RST/ VDD_IO VDD_	$ \begin{array}{c} J3 \\ M1 \\ M2 \\ L4 \\ AB16 \\ AC6 \\ AF3 \\ AD6 \\ AD2 \\ AB3 \\ AD2 \\ AB6 \\ AD2 \\ AD2 \\ AB6 \\ AD2 \\ AD2 \\ AB7 \\ AD2 \\ A$	VDD_IO VDD_VD_IO VDD_IO VDD_VD_IO VDD_VD_VD_IO VDD_VD_VD_VD_IO VDD_VD_VD_VD_VD_VD_VD_VD_VD_VD_VD_VD_VD_	$\begin{array}{c} V1 \\ Y3 \\ AA26 \\ AB1 \\ AC24 \\ AD4 \\ AD12 \\ AD16 \\ AD20 \\ AF5 \\ AF13 \\ AF17 \\ AF21 \\ AF25 \\ C1 \\ AF25 \\ C1 \\ AD2 \\ AC7 \\ AD35 \\ AE24 \\ AF15 \\ AP3 \\ AD25 \\ AE24 \\ AF15 \\ AP3 \\ AD35 \\ AE24 \\ AF15 \\ AP3 \\ AD35 \\ AE24 \\ AF15 \\ B26 \\ C4 \\ C12 \\ C16 \\ C20 \\ D24 \\ \end{array}$	VSS_IO VSS_IO	$\begin{array}{c} E1 \\ F26 \\ H24 \\ J16 \\ L12 \\ L12$	VSS_IO VSSC VSSC VSSC VSSC VSSC VSSC VSSC VSS	T16 T24 U1 V26 W3 AD1 AD23 AD7 AD15 AD19 AD23 AF2 AF6 AF10 AF12 AF6 AF10 AF12 AF6 AF14 AF26 F25 AD2 AB7 AB23 AB24 AD23 AB24 AD23 AF2 AF6 AF14 AF26 AF14 AF26 AF26 AF14 AF26 AF14 AF26 AF14 AF26 AF26 AF14 AF26 AF14 AF26 AF26 AF14 AF26 AF26 AF26 AF26 AF26 AF26 AF26 AF26

Table 5.21 contains the pinout for the LSI53C1020 456-pin BGA, in order of BGA position.

Table 5.21 L	SI53C1020	456-Pin	Pinout b	y BGA	Position
--------------	-----------	---------	----------	-------	----------

Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal
A1 A2 A3 A4 A5 A6 A7 A8 A10 A12 A13 A14 A15 A17 A12 A13 A14 A15 A17 A12 A13 A14 A15 A17 A12 A21 A22 A22 A22 B1 B2 B3 B5 B6 B7 B8 B10 B112 B13 B15 B16 B17 B18 B19 B20	VDD_IO VDD_IO NC NC VSS_IO VDD_IO NC VSS_IO VDD_IO NC VSS_IO VDD_IO NC VSS_IO VDD_IO NC VSS_IO VDD_IO NC VSS_IO VDD_IO NC NC VSS_IO VDD_IO NC NC NC NC NC NC NC NC NC NC NC NC NC	B21 B22 B23 B24 B25 B26 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 B8 D9 D10 D11 D12 D13 D14	NC NC SPARE13 MADP0 MAD13 VSS_IO VDDA NC VDD_IO VSS_IO VDD_IO VSS_IO NC VDD_IO VSS_IO NC VDD_IO VSS_IO NC VDD_IO VSS_IO NC NC VDD_IO VSS_IO NC NC VDD_IO VSS_IO NC SD10 VSS_IO NC NC VDD_IO VSS_IO NC NC VDD_IO VSS_IO NC NC VDD_IO VSS_IO NC NC VDD_IO VSS_IO NC NC NC VDD_IO VSS_IO NC NC NC NC NC NC NC NC NC NC NC NC NC	$ \begin{array}{c} D15 \\ D16 \\ D17 \\ D18 \\ D20 \\ D21 \\ D22 \\ D23 \\ D24 \\ D25 \\ D26 \\ E1 \\ E3 \\ E4 \\ E5 \\ E6 \\ F3 \\ E10 \\ E112 \\ E13 \\ E16 \\ E17 \\ E18 \\ E20 \\ E22 \\ E23 \\ E24 \\ E25 \\ E17 \\ E18 \\ E19 \\ E20 \\ E21 \\ E22 \\ E23 \\ E24 \\ E25 \\ E17 \\ F5 \\ F22 \\ F23 \\ F24 \\ F5 \\ F$	NC NC NC NC RAMCE/ MAD15 MAD15 MAD12 VSS_IO MAD2 MAD7 VSS_IO DIFFSENS NC NC NC NC NC NC NC NC NC NC NC NC NC	$\begin{array}{c} F25\\F26\\G1\\G2\\G3\\G4\\G52\\G23\\G24\\G25\\G26\\H1\\H2\\H2\\H25\\H26\\H2\\H25\\H26\\J1\\J2\\J23\\J24\\J25\\J26\\K1\\K2\\K28\\K26\\L1\\L2\\L3\\L4\\\end{array}$	VSSC VSS_IO SD10+ SD10- VSS_IO VSSC NC MAD0 MAD3 NC FLSHCE/ RAMOE/ SD8- SD8+ VDD_IO SD9+ VDD_IO SD9+ VSSA MAD5 RAMWE0/ VSS_IO GPIO3 SerialDATA VSS_IO GPIO3 SerialDATA VSS_IO GPIO3 SerialDATA VSS_IO SREQ- SREQ+ SD9- SIO+ VDDC A_LED/ FLSHALE1/ SerialCLK VDD_IO SSEL+ SCD- SCD+ SIO- FLSHALE0/ NC GPIO2 GPIO7 VSS_IO SMSG+ SMSG- VSS_IO SSEL-	L5 L11 L12 L13 L14 L15 L16 L22 L23 L24 L25 L26 M1 M2 M3 M4 M5 M11 M12 M13 M14 M15 M23 M24 M25 M26 N1 N2 N3 N4 N12 N3 N4 N12 N12 N12 N14 N15 N16 N23 N4 N12 N14 N15 N16 N23 N24 N25 N16 N23 N24 N25 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N1 N2 N26 N16 N17 N16 N17 N26 N17 N26 N17 N26 N17 N26 N17 N26 N17 N26 N17 N26 N17 N27 N26 N17 N26 N17 N26 N17 N27 N26 N17 N27 N26 N17 N27 N26 N17 N27 N27 N27 N27 N27 N27 N27 N27 N27 N2	SACK+ VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO VSS_GPIO6 VDD_IO GPIO5 AD34 SRST- SRST+ VDD_IO SATN- SACK- VSS_IO
Table 5.21 LSI53C1020 456-Pin Pinout by BGA Position (Cont.)

Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal
P3 P5 P12 P12 P12 P12 P12 P23 P25 P26 P25 P26 P25 P26 P25 P26 P25 P26 P25 P26 P25 P26 P25 P26 P25 P26 P25 P25 P26 P25 P25 P25 P25 P25 P25 P25 P25 P25 P25	SD7+ SDP0- SDP0+ VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO VSS_IO RBIAS SD5+ VSS_IO SD7- SD6+ VSS_IO	$\begin{array}{c} U1 \\ U2 \\ U3 \\ U2 \\ U23 \\ U24 \\ U25 \\ U26 \\ V1 \\ V2 \\ V3 \\ V4 \\ V5 \\ V22 \\ V23 \\ V4 \\ V5 \\ V26 \\ V1 \\ V2 \\ V23 \\ V26 \\ V1 \\ V2 \\ V26 $	VSS_IO SD4- SD2+ SD3+ SD3- AD55 AD49 AD52 AD48 VDD_IO VDD_IO SD2- SD0+ SD1- SD1+ AD56 AD53 AD54 AD51 VSS_IO SD71+ VSS_IO SD71+ VSS_IO SD71+ SD71- VSS_IO SD71+ SD71- VSS_IO SD75- SD15+ AD63 AD59 NC PCI5VBIAS AD50 SD15- SD14+ VDD_IO IDDTN TMS_ICE PCI5VBIAS C_BE5/ VSS_IO SD14- SD13+ TCK_ICE RTCK_ICE RTCK_ICE	AA23 AA24 AA25 AA26 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB16 AB17 AB16 AB17 AB18 AB16 AB17 AB18 AB16 AB17 AB20 AB21 AB22 AB23 AB24 AB25 AB26 AC1 AC2 AC3 AC4 D AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 AC13 AC16	C_BE7/ PAR64 AD60 VDD_IO VDD_IO SD13- TDI_ICE TRST_ICE/ VSSC TESTACLK VSSC VSSC NC RST/ AD28 AD24 C_BE3/ C_BE2/ FRAME/ STOP/ AD12 AD11 AD5 ACK64/ VDDA PCI5VBIAS VSSC VSSC VSSC AD62 VSS_IO SD12+ NC VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDDC NT VDC NT	AC17 AC18 AC19 AC20 AC21 AC22 AC23 AC24 AC25 AC26 AD1 AD2 AD3 AD4 AD5 AD7 AD7 AD7 AD7 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD13 AD14 AD15 AD16 AD17 AD13 AD14 AD15 AD16 AD17 AD23 AD24 AD23 AD24 AD23 AD24 AD26 AD17 AD26 AD17 AD18 AD10 AD17 AD18 AD10 AD17 AD18 AD10 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD26 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD26 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD18 AD16 AD17 AD26 AD17 AD18 AD17 AD18 AD16 AD17 AD26 AD17 AD18 AD16 AD17 AD26 AD17 AD18 AD16 AD17 AD26 AD27 AD26 AD17 AD18 AD17 AD26 AD27 AD26 AD17 AD18 AD26 AD27 AD26 AD17 AD26 AD27 AD26 AD27 AD27 AD26 AD27 AD26 AD27 AD26 AD27 AD26 AD27 AD26 AD27 AD26 AD27 AD26 AD26 AD26 AD27 AD26 AD26 AD26 AD26 AD26 AD26 AD26 AD26	SERR/ AD13 AD8 AD2 AD0 CLK GPIO0 VDD_IO C_BE6/ AD61 SD12- TDO_ICE VDDC VDD_IO TST_RST/ TDO_CHIP VSS_IO VDD_IO TST_RST/ TDO_CHIP VSS_IO VDD_IO PCI5VBIAS REQ/ VSS_IO VDD_IO AD22 VSSC VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO VDD_IO AD22 VSS_IO VDD_IO AD15 PCI5VBIAS VSS_IO VDD_IO AD4 REQ64/ VSS_IO VDDC C_BE4/ VSS_IO VSSA VDDC C_BE4/ VSS_IO TESTHCLK VDDC TMS_CHIP BZRESET PCI5VBIAS NC GNT/ AD31 AD29	AE11 AE12 AE13 AE14 AE13 AE16 AE17 AE16 AE17 AE19 AE212 AE223 AE224 AE223 AE224 AE223 AE226 AF53 AF56 AF78 AF510 AF112 AF12 AF	AD26 AD25 AD21 AD18 IRDY/ TRDY/ PERR/ C_BE1/ AD14 AD9 C_BE0/ AD6 AD1 VDD_C GPI01 VDD_I0 VDD_I0 VDD_I0 VSS_I0 AD20 PCI5VBIAS VDD_I0 VSS_I0 AD20 PCI5VBIAS VDD_I0 VSS_I0 AD20 PCI5VBIAS VDD_I0 VSS_I0 AD20 PCI5VBIAS VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD10 VSS_I0 AD19 VDD_I0 VSS_I0 AD10 VSS_I0 AD19 VDD_I0 VSS_I0 AD19 VDD_I0 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 AD10 VSS_I0 VDD_I0 VSS_I0 VSS_I0 VDD_I0 VSS_I0

	A2	A3	A4	A5	A6	A7	A8	AB	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21	A22	A23	A24	A25	
	NC	NC	VSSA	VDDC	MODE	RAMCE/	MADP1	MAD13	MAD10	RAMWE1/	MAD3	MADS	MAD6	RAMWEO	FLSHALEO	GPI02	GPI07	GPIO4	AD32	AD36	AD40	AD42	NC	NC	
B1	B2	B3	B4	B5	B6	B7	B8	вэ	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20	B21	B22	B23	B24	B25	B26
NC	VSS_IO	NC	SCLK	VSSC	тм	DIS_PCL FSN/	SPARE12	MAD14	MAD11	HB_LED/	MAD2	MAD4	MAD7	FLSHCE/	FLSHALE1/	SerialCLK	VSSC	VDDC	AD33	AD37	AD41	NC	NC	VSS_IO	NC
C1	C2	C3	C4	cs	C6	C7	C8	сэ	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23	C24	C25	C26
NC	NC	V\$\$_10	NC	VDDA	TN	vssc	NC	MAD15	MAD12	MADS	MADO	VSSC	VSSC	VDDC	GPI03	SerialDATA	GPI05	PCISVBIAS	AD35	AD39	AD43	NC	VSS_IO	NC	NC
D1	D2	D3	D4	DS	D6	70	D8	D9	D10	D11	D12	D13	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26
NC	NC	NC	VSS_IO	VSS_IO	VDD_10	VDDC	SPARE13	MADPO	VDD_IO	MAD8	MAD1	VDD_10	VDD_10	RAMOE/	A_LED/	VDD_IO	GPI06	SCANEN	AD34	AD38	VDD_10	VSS_IO	NC	NC	NC
F1	F2	F3	FA		-				_			_	_		_	_					_	F23	F24	F 25	F26
DIFESENS	NC	NC	VSS IO																				NC	NC	NC
51	50	52	54	-																		502	504	FOF	506
antest	2011	2011	VDD IO																			NC	NC NC	NC	NC NC
50101	3011	30114	100_10	-																		140	140	NO	nic.
Gi	G2	63	G4																			623	G24	G25	G26
SD9+	203-	SD9+	SD10-																			NC	ZUR_EN	NC	NC
H1	H2	нз	H4																			H23	H24	H25	H26
SREQ+	SIO-	SIO+	SD8-																			AD45	AD44	AD46	AD47
JI	J2	J3	J4																			J23	J24	J25	J26
SSEL+	SCD-	SCD+	SREQ-																			AD43	AD48	AD50	AD51
К1	К2	кз	К4																			к23	K24	К25	К26
SMSG-	SMSG+	SSEL-	VDD_IO																			VDD_IO	AD52	PCI5VBIAS	AD53
L1	L2	L3	L4	1						L11	L12	L13	L14	L15	L16]						L23	L24	L25	L26
SACK-	SACK+	SRST+	SRST-							V\$\$_10	V\$\$_10	V\$\$_10	V\$\$_10	VSS_IO	V\$\$_10							AD55	AD54	AD56	AD57
M1	M2	M3	M4	1						M11	M12	M13	M14	M15	M16	1						M23	M24	M25	M26
SATN+	VDDC	SBSY+	SBSY-							V\$\$_10	VSS_IO	VSS_IO	VSS_IO	vss_io	VSS_IO							AD59	AD58	AD60	AD61
N1	N2	N3	N4	1						N11	N12	N13	N14	N15	N16							N23	N24	N25	N26
RBIAS	VDDBIAS	SATN-	VDD_IO							VSS_IO	VSS_IO	VSS_IO	VSS_IO	VSS_IO	VSS_IO							VDD_IO	AD62	AD63	PAR64
P1	P2	P3	P4	1						P11	P12	P13	P14	P15	P16	1						P23	P24	P25	P26
VSSC	SDP0+	SDP0-	VDD_IO							VSS_IO	V\$\$_IO	V\$\$_IO	VSS_IO	VSS_IO	VSS_IO							VDD_IO	C_BE6/	C_BES/	C_BE4/
B1	B2	R3	B4	1						B11	B12	B13	B14	B15	R16	1						B23	B24	R25	R26
SD7+	SD7-	SD6-	SD6+							VSS IO	VSS ID	VSS ID	VSS IO	VSS IO	VSS IO							VSSC	VDDC	PCI5VBIAS	C BET/
T1	т2	T3	та	-						T11	T12	T13	T14	T15	T16	-						T23	T24	T 25	T26
SD5+	SD5-	SD4-	SD4+							VSS 10	V\$\$ 10	VSSIO	VSS IO	VSSIO	VSS IO							GPI01	GPIDO	JtagMode	VSSC
				-												J								LIOF	
8D24	02 003.	eno.																				VDD 10	VDDC	DOISVEIAS	NC NC
300+	300.	002*	100_10	-																		100_10	1000	PODYDIAG	110
v1 eD0	V2 004	v3 eD0-	γ 4 «D1																			V23	V24	V25	V26
302.	3DI+	300*	301-	-																		AD1	700	AUK04r	RECOV
W1	W2	₩3	₩4																			W23	W24	W25	W26
SD0-	SDP1+	SD15+	SDP1-																			AD5	AD4	AD3	A02
Υ1	Y2	Y3	Y4																			Y23	Y24	Y25	Y26
SD15-	SD14+	SD13+	SD14-																			AD8	C_BE0/	AD7	AD6
AA1	AA2	AA3	AA4																			AA23	AA24	AA25	AA26
SD13-	SD12+	NC	SD12-																			VDD_IO	AD11	AD10	AD9
AB1	AB2	AB3	AB4																			AB23	AB24	AB25	AB26
NC	NC	NC	VDD_IO																			V\$\$_10	VDDA	CLK	AD12
AC1	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9	AC10	AC11	AC12	AC13	AC14	AC15	AC16	AC17	AC18	AC19	AC20	AC21	AC22	AC23	AC24	AC25	AC26
NC	NC	NC	V\$\$_10	VSS_IO	VDD_10	_FSN/	TST_RST/	VDDC	VDD_10	PCI5VBIAS	PCI5VBIAS	VDD_IO	VDD_10	AD24	AD22	VDD_IO	VSSC	FRAME/	STOP/	C_BE1/	VDD_10	V\$\$_10	NC	NC	VSSA
AD1	AD2	AD3	AD4	AD5	AD6	AD7	AD8	AD9	AD10	AD11	AD12	AD13	AD14	AD15	AD16	AD17	AD18	AD19	AD20	AD21	AD22	AD23	AD24	AD25	AD26
NC	NC	V\$\$_10	M66EN	TDLICE	ICE	TESTHOLK	VSSC	TDLCHIP	TDO_CHIP	BZVDD	R\$T/	AD31	AD27	C_BE3/	AD21	VDDC	AD17	IRDY/	PERR/	AD15	NC	NC	VSS_IO	NC	NC
AE1	AE2	AE3	AE4	AES	AE6	AE7	AE8	AE9	AE10	AE11	AE12	AE13	AE14	AE15	AE16	AE17	AE18	AE19	AE20	AE21	AE22	AE23	AE24	AE25	AE26
NC	VSS_IO	NC	TCK_ICE	TDO_ICE	VDDC	TESTACLK	тск_снір	ScanRstDis	VSSC	INTA/	GNT/	AD30	AD28	AD25	AD23	PCI5VBIAS	AD18	C_BE2/	DEVSEL/	PAR	AD13	NC	NC	VSS_IO	NC
<u> </u>	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15	AF16	AF17	AF18	AF19	AF20	AF21	AF22	AF23	AF24	AF25	
	NC	IDDTN	TMS_ICE	TRST_ICE	vssc	VDDC	TMS_CHIP	NC	BZRESET	ALT_INTA/	REQ/	PCISVBIAS	AD29	AD26	IDSEL	AD20	AD19	AD16	TRDY/	SERR/	AD14	PCI5VBIAS	NC	NC	

Figure 5.13 LSI53C1020A 384-Pin BGA, Top View

Table 5.22 contains the pinout for the LSI53C1020A 384-pin BGA, sorted alphabetically by signal name.

Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball
A_LED/ ACK64/ AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD7 AD8 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD16 AD17 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD22 AD23 AD24 AD22 AD23 AD24 AD22 AD23 AD24 AD22 AD23 AD24 AD22 AD23 AD24 AD22 AD23 AD24 AD22 AD23 AD24 AD26 AD27 AD28 AD27 AD28 AD29 AD20 AD21 AD22 AD23 AD24 AD23 AD24 AD25 AD26 AD27 AD28 AD27 AD28 AD29 AD30 AD31 AD32 AD33 AD34 AD35 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD38 AD36 AD37 AD36 AD37 AD36 AD37 AD38 AD36 AD37 AD36 AD37 AD38 AD37 AD36 AD37 AD37 AD37 AD37 AD37 AD37 AD37 AD37	D16 V25 V24 V23 W26 W25 W24 W23 Y26 Y25 Y23 AA25 AA25 AA25 AA25 AA26 AE22 AD21 AF19 AD18 AE18 AF17 AD16 AC165 AE155 AD14 AE14 AE13 AD20 C20 A21 D21 C21 A22 B22 C22 A22 C22	AD44 AD45 AD46 AD47 AD48 AD49 AD50 AD51 AD52 AD53 AD54 AD55 AD55 AD56 AD57 AD58 AD57 AD58 AD59 AD60 AD61 AD62 AD63 ALT_INTA/ BZRESET BZVDD C_BE0/ C_BE1/ C_BE3/ C_BE4/ C_BE3/ C_BE4/ C_BE5/ C_BE4/ C_BE5/ C_BE6/ C_BE7/ CLK DEVSEL/ DIFFSENS DIS_PCI_FSN/ DIS_SCSI_FSN/ FLSHALE0/ FLSHALE1/ FLSHCE/ FRAME/ GNT/ GPIO0 GPIO1 GPIO2 GPIO3 GPIO4	$\begin{array}{c} \text{H24} \\ \text{H23} \\ \text{H25} \\ \text{H26} \\ \text{J24} \\ \text{J23} \\ \text{J25} \\ \text{J26} \\ \text{K24} \\ \text{K26} \\ \text{L23} \\ \text{L25} \\ \text{L26} \\ \text{M23} \\ \text{M25} \\ \text{M26} \\ \text{M25} \\ \text{M26} \\ \text{M25} \\ \text{M26} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ \text{M27} \\ \text{M27} \\ \text{M26} \\ \text{M27} \\ M27$	GPIO5 GPIO6 GPIO7 HB_LED/ IDDTN IDSEL INTA/ IRDY/ JtagMode IOPD_GNT MAD0 MAD1 MAD2 MAD3 MAD4 MAD5 MAD6 MAD7 MAD6 MAD7 MAD8 MAD6 MAD7 MAD8 MAD9 MAD10 MAD10 MAD10 MAD11 MAD12 MAD13 MAD13 MAD14 MAD13 MAD14 MAD15 MADP0 MADP1 NC NC NC NC NC NC NC NC NC NC NC NC NC	$\begin{array}{c} C18\\ D18\\ A18\\ B11\\ AF3\\ AF16\\ AE11\\ AD19\\ T25\\ AD4\\ C12\\ B12\\ B12\\ A12\\ B13\\ A14\\ B14\\ D11\\ C11\\ A10\\ B10\\ C10\\ A9\\ B9\\ C9\\ D9\\ A8\\ A23\\ A24\\ B13\\ B23\\ B24\\ B26\\ C1\\ C2\\ C4\\ C23\\ C25\\ C26\\ D1\\ D2\\ \end{array}$	NC NC NC NC NC NC NC NC NC NC NC NC NC N	$\begin{array}{c} \text{D3} \\ \text{D24} \\ \text{D25} \\ \text{D26} \\ \text{E2} \\ \text{E23} \\ \text{E24} \\ \text{E25} \\ \text{E26} \\ \text{F23} \\ \text{F25} \\ \text{F26} \\ \text{G23} \\ \text{G26} \\ \text{G27} \\ \text{G26} \\ \text{G27} \\ \text{G26} \\ \text{G26} \\ \text{G27} $	PCI5VBIAS REQ/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RAMUE/ RST/ REQ64/ RST/ REQ64/ RST/ SOCH- SOCH- SDCH SCD- SDCH SD1- SD1+ SD2- SD2+ SD2+ SD3- SD3+ SD4- SD5+ SD6- SD6+ SD7- SD7+ SD7+ SD7+ SD7+ SD7+ SD7+ SD7+ SD8- SD8+ SD8+	U25 AC11 AC12 AF13 AF23 AD20 A7 D15 A15 A11 N1 AF12 V26 AD12 AD6 L1 L2 N3 M4 M3 DE A6 D19 J2 J3 B4 W1 V3 V4 V2 V1 U3 U2 U1 T3 T4 T2 T1 R3 R4 R2 R1 H4 G1

Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	
SD9- SD9+ SD10- SD10+ SD11- SD11+ SD12- SD12+ SD13- SD13+ SD14- SD14- SD15- SD15+ SDP0- SDP0- SDP0+ SDP1- SDP1+ SerialCLK SerialDATA SERR/ SIO- SIO+ SMSG- SMSG+ SPARE12 SPARE13 SREQ+ SRST- SRST+ SSEL+ STOP/ TCK_CHIP TDI_ICE TDI_CHIP TDI_ICE TDO_CHIP TDO_ICE TESTACLK TMS_ICE TN	G2 G34 F2 AA2 AA2 AA2 AA2 AA2 AA2 AA2 AA2 AA2	TRDY/ TRST_ICE/ TST_RST/ VDD_IO VDDC VDDC VDDC VDDC VDDC VDDC VDDC VDD	$\begin{array}{c} \text{AF20} \\ \text{AF5} \\ \text{AC8} \\ \text{D6} \\ \text{D10} \\ \text{D13} \\ \text{D14} \\ \text{D17} \\ \text{D22} \\ \text{E23} \\ \text{F4} \\ \text{K23} \\ \text{N23} \\ \text{P4} \\ \text{P23} \\ \text{U23} \\ \text{A23} \\ \text{A23} \\ \text{AC10} \\ \text{AC13} \\ \text{AC14} \\ \text{AC17} \\ \text{AC22} \\ \text{C5} \\ \text{AB24} \\ \text{N2} \\ \text{A25} \\ \text{B19} \\ \text{C15} \\ \text{D7} \\ \text{R24} \\ \text{U24} \\ \text{AC9} \\ \text{AD17} \\ \text{AE6} \\ \text{AF7} \\ \text{B25} \\ \text{C24} \\ \text{D4} \\ \end{array}$	VSS_IO VSS_IO	D5 D23 E4 L11 L12 L13 L14 L15 M112 M15 M16 N12 M15 M16 N12 M15 M16 N12 P16 P16 R12 R14 R15 R16 T12 R14 SC4 AC5 AC23 AD24 AC5 AC23 AD24 AC5 AC23 AD24 AC5 AC5 AC5 AC5 AC5 AC5 AC5 AC5 AC5 AC5	VSS_IO VSSA VSSC VSSC VSSC VSSC VSSC VSSC VSSC	AE25 A4 AC26 B5 B18 C7 C13 C14 P1 R23 T26 AC18 AD8 AE10 AF6 G24	

Table 5.22 LSI53C1020A 384-Pin Pinout by Signal Name (Cont.)

Table 5.23 contains the pinout for the LSI53C1020A 384-pin package, sorted by BGA position.

Table 5.23 LSI53C1020A 384-Pin Pinout by BGA Position

Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal	Ball	Signal
A2	NC	B24	NC	D19	SCANEN	J26	AD51	N23	VDD_IO
A3	NC	B25	VSS_IO	D20	AD34	K1	SMSG-	N24	AD62
A4	VSSA	B26	NC	D21	AD38	K2	SMSG+	N25	AD63
A5	VDDC	C1	NC	D22	VDD_IO	K3	SSEL-	N26	PAR64
A6	SCAN_MODE	C2	NC	D23	VSS_IO	K4	VDD_IO	P1	VSSC
A/	RAMCE/	C3	VSS_IO	D24	NC	K23		P2	SDP0+
A8	MADP1	C4	NC	D25	NC	K24	AD52	P3	SDP0-
A9	MAD13	C5	VDDA	D26		K25	PCISVBIAS		
ATU					DIFFSENS	K26	AD53	P11	
ATT			V 55C		NC NC		SAUK-	P1Z	
AIZ							SACK+	P13	
A13		C10					SK31+ CDCT	P14	
A14								D16	
		C12		E24				D23	
	GPIO2	C13		E26	NC			P24	
Δ18	GPIO7	C14	VSSC	F1	SD10+		VSS 10	P25	C BE5/
A19	GPIO4	C15	VDDC	F2	SD11-		VSS 10	P26	C BF4/
A20	AD32	C16	GPIO3	F3	SD11+	116		R1	SD7+
A21	AD36	C17	SerialDATA	F4	VDD IO	L23	AD55	R2	SD7-
A22	AD40	C18	GPIO5	F23	NC	L24	AD54	R3	SD6-
A23	AD42	C19	PCI5VBIAS	F24	NC	L25	AD56	R4	SD6+
A24	NC	C20	AD35	F25	NC	L26	AD57	R11	VSS IO
A25	NC	C21	AD39	F26	NC	M1	SATN+	R12	VSS ⁻ IO
B1	NC	C22	AD43	G1	SD8+	M2	VDDC	R13	VSS_IO
B2	VSS_IO	C23	NC	G2	SD9-	M3	SBSY+	R14	VSS_IO
B3	NC	C24	VSS_IO	G3	SD9+	M4	SBSY-	R15	VSS_IO
B4	SCLK	C25	NC	G4	SD10-	M11	VSS_IO	R16	VSS_IO
B5	VSSC	C26	NC	G23	NC	M12	VSS_IO	R23	VSSC
B6	TM	D1	NC	G24	ZCR_EN/	M13	VSS_IO	R24	VDDC
B7	DIS_PCI_FSN/	D2	NC	G25	NC	M14	VSS_IO	R25	PCI5VBIAS
B8	SPARE12	D3	NC	G26	NC	M15	VSS_IO	R26	C_BE7/
B9	MAD14	D4	VSS_IO	H1	SREQ+	M16	VSS_IO		SD5+
B10	MAD11	D5		H2	SIO-	M23	AD59	12	SD5-
B11	HB_LED/	D6		H3	SIO+	M24	AD58	13	SD4-
B12					SD8-	IVI25	AD60		
			SPARE 13						
D14 B15									
B16				H26		N2	VDDDIAS SATNI-		
B17	SerialCL K	D12		1120		N/A		T15	
B18	VSSC	D13		12	SCD-	N11		T16	
B19	VDDC	D14		.13	SCD+	N12	VSS 10	T23	
B20	AD33	D15		J4	SRFQ-	N13		T24	GPIOO
B21	AD37	D16	A LED/	J23	AD49	N14	VSS_IO	T25	JtagMode
B22	AD41	D17		J24	AD48	N15	VSS IO	T26	VSSC
B23	NC	D18	GPIO6	J25	AD50	N16	VSS IO	U1	SD3+
-		-		-		-			

Table 5.23 LSI53C1020A 384-Pin Pinout by BGA Position (Cont.)

U2 SD3- AB26 AD12 AD20 PERR/ AF15 AD26 U3 SD2+ AC1 NC AD21 AD15 AF16 IDSEL U4 VDD_IO AC2 NC AD22 NC AF17 AD20 U23 VDD_IO AC3 NC AD23 NC AF18 AD19 U24 VDDC AC4 VSS_IO AD25 NC AF19 AD16 U25 PCI5VBIAS AC5 VSS_IO AD25 NC AF20 TRDY/	Signal Ball Signal	Ball	Signal	Ball	Signal	Ball
No. No. No. No. No. AF21 StRR/ V1 SD2- AC7 DIS_SCSI_FSN/ AE1 NC AF23 PCI5VBIAS V3 SD0+ AC8 TST_RST/ AE2 VSS_IO AF23 PCI5VBIAS V3 SD0+ AC9 VDDC AE3 NC AF23 PCI5VBIAS V23 AD1- AC10 VDD_IO AE4 TCK_ICE AF25 NC V24 AD0 AC12 PCI5VBIAS AE6 VDD_IC AE7 TESTACLK V25 ACK64/ AC14 VDD_IO AE8 TCK_CHIP V1 SD0- AC15 AD24 AE9 ScanRstDis W2 SD1+ AC16 AD22 AC19 FRAME/ AE13 AD30 W24 AD4 AC22 VSD_IO AE14 AD28 AD1 Y1 SD14+ AC26 VSSA AE20 DEVSEL/ Y23 AD14 AC26 <	Signal Bail Signal PERR/ AF15 AD26 AD15 AF16 IDSEL NC AF17 AD20 NC AF18 AD19 VSS_IO AF19 AD16 NC AF20 TRDY/ NC AF21 SERR/ NC AF22 AD14 VSS_IO AF23 PCI5VBIAS NC AF25 NC TDD_ICE VD0C TESTACLK VSSC INTA/ GNT/ GNT/ AD30 AD28 AD23 AD28 AD25 AD23 AD30 AD30 AD18 C_BE2/ DEVSEL/ DEVSEL/ PAR AD13 NC NC NC N	Bail AD20 AD21 AD223 AD24 AD25 AD26 AD27 AD27 AD23 AD24 AD25 AD26 AE12 AE23 AE26 AE23 AE26 AE27 AE28 AE112 AE29 AE112 AE213 AE214 AE215 AE217 AE218 AE218 AE219 AE218 AE218 AE218 AE218 AE218 AE218 AE218 AE218 AE219 AF11 <tr< td=""><td>AD12 NC NC VSS_IO VDD_IO VSS_IO VDD_IO S_SCSI_FSN/ TST_RST/ VDDC VDD_IO PCI5VBIAS PCI5VBIAS VDD_IO VDD_IO VDD_IO VDD_IO VDD_IO VSSC FRAME/ STOP/ C_BE1/ VDD_IO VSS_IO NC VSS_IO NC NC VSS_IO IOPD_GNT TDI_ICE RTCK_ICE TESTHCLK VSSC TDI_CHIP TDO_CHIP BZVDD RST/ AD31 AD27 C_BE3/ AD21 VDDC AD17 IRDY/</td><td>Bail AB26 AC1 AC2 AC3 AC4 AC5 AC6 AC7 DI AC8 AC9 AC11 AC12 AC3 AC4 AC5 AC6 AC7 DI AC8 AC9 AC10 AC11 AC12 AC10 AC11 AC12 AC11 AC12 AC11 AC12 AC20 AC21 AC20 AC21 AC22 AC23 AC24 AC25 AC26 AD1 AD2 AD3 AD4 AD11 AD12 AD11 AD12 AD11 AD12 AD13</td><td>Signal SD3- SD2+ VDD_IO VDD_IO VDD_IO PCI5VBIAS NC SD2- SD1+ SD0+ SD1- AD1 AD0 ACK64/ REQ64/ SD0- SDP1+ SD15+ SD15+ SD15+ SD15+ SD15+ SD15+ SD15+ SD14+ AD3 AD4 AD3 AD2 SD15- SD14+ SD13+ SD14+ AD8 C_BE0/ AD7 AD6 SD13- SD12- NC SD12- NC SD12- NC SD12- NC SD12- NC SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD14- AD8 SD13- SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- AD8 SD12- SD14- SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- SD12- SD12- SD14- SD12- SD12- SD12- SD14- AD8 SD12-</td><td>Bail U2 U3 U23 U24 U25 U26 V1 V2 V3 V25 V26 V1 V2 V26 V27 V26 V27 V26 V27 V27 V26 V27 V27 V26 V27 V27 V27 V27 V27 V27 V27 V27 V27 V27</td></tr<>	AD12 NC NC VSS_IO VDD_IO VSS_IO VDD_IO S_SCSI_FSN/ TST_RST/ VDDC VDD_IO PCI5VBIAS PCI5VBIAS VDD_IO VDD_IO VDD_IO VDD_IO VDD_IO VSSC FRAME/ STOP/ C_BE1/ VDD_IO VSS_IO NC VSS_IO NC NC VSS_IO IOPD_GNT TDI_ICE RTCK_ICE TESTHCLK VSSC TDI_CHIP TDO_CHIP BZVDD RST/ AD31 AD27 C_BE3/ AD21 VDDC AD17 IRDY/	Bail AB26 AC1 AC2 AC3 AC4 AC5 AC6 AC7 DI AC8 AC9 AC11 AC12 AC3 AC4 AC5 AC6 AC7 DI AC8 AC9 AC10 AC11 AC12 AC10 AC11 AC12 AC11 AC12 AC11 AC12 AC20 AC21 AC20 AC21 AC22 AC23 AC24 AC25 AC26 AD1 AD2 AD3 AD4 AD11 AD12 AD11 AD12 AD11 AD12 AD13	Signal SD3- SD2+ VDD_IO VDD_IO VDD_IO PCI5VBIAS NC SD2- SD1+ SD0+ SD1- AD1 AD0 ACK64/ REQ64/ SD0- SDP1+ SD15+ SD15+ SD15+ SD15+ SD15+ SD15+ SD15+ SD14+ AD3 AD4 AD3 AD2 SD15- SD14+ SD13+ SD14+ AD8 C_BE0/ AD7 AD6 SD13- SD12- NC SD12- NC SD12- NC SD12- NC SD12- NC SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD12- SD14- AD8 SD13- SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- AD8 SD12- SD14- SD12- SD12- SD12- SD14- AD8 SD12- SD12- SD12- SD14- SD12- SD12- SD14- SD12- SD12- SD12- SD14- AD8 SD12-	Bail U2 U3 U23 U24 U25 U26 V1 V2 V3 V25 V26 V1 V2 V26 V27 V26 V27 V26 V27 V27 V26 V27 V27 V26 V27 V27 V27 V27 V27 V27 V27 V27 V27 V27



Figure 5.14 456-Pin EPBGA (KY) Mechanical Drawing

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code KY.



Figure 5.15 384-Ball Count EPBGA (HT) Mechanical Drawing (Sheet 1 of 2)

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code HT.



Figure 5.15 384-Ball Count EPBGA (HT) Mechanical Drawing (Sheet 2 of 2)

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code HT.



Figure 5.16 448-Ball Count EPBGA (5B) Mechanical Drawing (Sheet 1 of 2)

Important: This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5B.



Figure 5.16 448-Ball Count EPBGA (5B) Mechanical Drawing (Sheet 2 of 2)



Appendix A Register Summary

Tables A.24, A.25, and A.26 provide a register summary.

Table A.24 LSI53C1020 PCI Registers

Register Name	Offset ¹	Read/Write	Page
Vendor ID	0x00–0x01	Read Only	4-3
Device ID	0x02–0x03	Read Only	4-3
Command	0x04–0x05	Read/Write	4-3
Status	0x06–0x07	Read/Write	4-5
Revision ID	0x08	Read/Write	4-7
Class Code	0x09–0x0B	Read Only	4-7
Cache Line Size	0x0C	Read/Write	4-8
Latency Timer	0x0D	Read/Write	4-8
Header Type	0x0E	Read Only	4-9
Reserved	0x0F	Reserved	4-9
I/O Base Address	0x10-0x13	Read/Write	4-9
Memory [0] Low	0x14–0x17	Read/Write	4-10
Memory [0] High	0x18-0x1B	Read/Write	4-10
Memory [1] Low	0x1C-0x1F	Read/Write	4-11
Memory [1] High	0x20-0x23	Read/Write	4-11
Reserved	0x24–0x27; 0x28–0x2B	Reserved	4-12
Subsystem Vendor ID	0x2C-0x2D	Read Only	4-13
Subsystem ID	0x2E-0x2F	Read Only	4-14

Register Name	Offset ¹	Read/Write	Page
Expansion ROM Base Address	0x30–0x33	Read/Write	4-15
Capabilities Pointer	0x34	Read Only	4-16
Reserved	0x35–0x37; 0x38–0x3B	Reserved	4-16
Interrupt Line	0x3C	Read/Write	4-17
Interrupt Pin	0x3D	Read Only	4-17
Minimum Grant	0x3E	Read Only	4-18
Maximum Latency	0x3F	Read Only	4-18
Power Management Capability ID	-	Read Only	4-19
Power Management Next Pointer	-	Read Only	4-20
Power Management Capabilities	-	Read Only	4-20
Power Management Control/Status	-	Read/Write	4-21
Power Management Bridge Support Extensions	-	Read Only	4-22
Power Management Data	-	Read Only	4-22
MSI Capability ID	-	Read Only	4-22
MSI Next Pointer	-	Read Only	4-23
Message Control	-	Read/Write	4-23
Message Address	-	Read/Write	4-25
Message Upper Address	-	Read/Write	4-25
Message Data	-	Read/Write	4-26
PCI-X Capability ID	-	Read Only	4-26
PCI-X Next Pointer	-	Read Only	4-27
PCI-X Command	-	Read/Write	4-27
PCI-X Status	-	Read/Write	4-29

Table A.24 LSI53C1020 PCI Registers (Cont.)

1. The offset of the PCI extended capabilities registers can vary. Access these registers through the Next Pointer and Capability ID registers.

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-34
Write Sequence	0x04	Read/Write	4-35
Host Diagnostic	0x08	Read/Write	4-36
Test Base Address	0x0C	Read/Write	4-37
Diagnostic Read/Write Data	0x10	Read/Write	4-38
Diagnostic Read/Write Address	0x14	Read/Write	4-39
Reserved	0x18-0x2F	Reserved	_
Host Interrupt Status	0x30	Read/Write	4-40
Host Interrupt Mask	0x34	Read/Write	4-41
Reserved	0x38–0x3F	Reserved	_
Request Queue	0x40	Read/Write	4-42
Reply Queue	0x44	Read/Write	4-42

Table A.25 LSI53C1020 PCI I/O Space Registers

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-34
Write Sequence	0x04	Read/Write	4-35
Host Diagnostic	0x08	Read/Write	4-36
Test Base Address	0x0C	Read/Write	4-37
Reserved	0x10-0x2F	Reserved	_
Host Interrupt Status	0x30	Read/Write	4-40
Host Interrupt Mask	0x34	Read/Write	4-41
Reserved	0x38–0x3F	Reserved	_
Request Queue	0x40	Read/Write	4-42
Reply Queue	0x44	Read/Write	4-42

Index

Numerics

12 mA output signals 5-6 133 MHz 1-10 133 MHz capable bit 4-30 133 MHz PCI-X 1-3, 3-19, 3-20, 5-9 133 MHz PCI-X bit 4-30 33 MHz PCI 5-9 64-bit address capable bit 4-23 64-bit device bit 4-30 64-bit enable bit 3-20 64-bit PCI 1-3, 1-10, 3-19, 3-20 66 MHz capable bit 3-20, 4-6 66 MHz PCI 3-19, 3-20, 5-9 66 MHz PCI-X 5-9 8 mA output signals 5-6

Α

A_LED/ 2-5, 3-16 absolute maximum stress ratings 5-2 AC characteristics 5-9 ACK64/ 3-6, 5-5 active low 3-1 active termination 2-23 AD[31:0] 5-5 AD[63:0] 3-5, 5-5 address diagnostic read/write 4-39 latches 3-13 address reply 2-7 address/data bus 3-18, 4-30 air temperature 5-2 alias to memory read block 2-10, 2-12, 2-13 alias to memory write block 2-10, 2-12 alignment 2-14 ALT_INTA/ 2-15, 3-8, 4-24, 4-41, 5-6 analog voltage 5-2 arbitration 2-15

ARM Multi-ICE 1-12 ARM966E-S 1-3, 1-9, 2-4, 2-6, 3-9, 4-36 aux_current bit 4-20

В

ball grid array 5-20, 5-21 base address register I/O 2-4, 4-9 memory [0] 4-10 memory [1] 4-11 bidirectional signals 5-5 BIOS 2-8, 2-27 bit 133 MHz capable 4-30 64-bit address capable 4-23 64-bit device 4-30 66 MHz capable 4-6 aux current 4-20 bus number 4-30 D1 support 4-20 D2 support 4-20 data parity error recovery enable 4-28 data parity error reported 4-6 data scale 4-21 data select 4-21 designed maximum cumulative read size 4-29 designed maximum memory read byte count 4-29 designed maximum outstanding split transactions 4-29 detected parity error (from slave) 4-5 device complexity 4-30 device number 4-31 device specific initialization 4-20 DEVSEL/ timing 4-6 diagnostic memory enable 4-37 diagnostic read/write enable 4-36

diagnostic write enable 4-35, 4-36, 4-39 DisARM 4-36 doorbell interrupt mask 4-41 enable bus mastering 4-4 enable I/O 4-5 enable memory space 4-5 enable parity error response 4-4 expansion ROM enable 4-15 flash ROM bad signature 4-36 function number 4-31 interrupt request routing mode 4-41 Interrupt Status 4-7 IOP doorbell status 4-40 MSI enable 4-24 multiple message 4-24 new capabilities 4-6 PME clock 4-20 PME enable 4-21 PME status 4-21 PME support 4-20 power management version 4-20 power state 4-21 received master abort (from master) 4-5 received split completion error message 4-29 received target abort (from master) 4-6 reply interrupt 4-40 reply interrupt mask 4-41 reset adapter 4-37 reset history 4-36 SERR/ enable 4-4 signalled system error 4-5 system doorbell interrupt 4-40 TTL interrupt 4-37 unexpected split completion 4-30 write and invalidate enable 4-4 block diagram 2-3 board application 1-3 boot device 2-5, 2-23 boundary scan 1-12 burst size selection 2-13 bus mastering 2-15, 2-17 number 4-30 PCI commands 2-9 training 1-9 BZRESET 3-8, 5-6 BZVDD 3-8, 5-6

С

C_BE[3:0]/ 2-8, 2-9, 2-12, 5-5 C BE[7:0]/ 3-5, 5-5 cache line size 1-10, 2-13, 2-14, 4-8 alignment 2-14 register 2-15, 4-8 capabilities pointer register 4-16 capability ID 4-2 MSI 4-22 PCI-X 4-26 power management 4-19 capacitance input 5-4 checksum 2-27 class code register 4-7 CLK 3-4, 5-6 clock EEPROM 3-13, 3-22 external 5-9 PCI 5-9 PME 4-20 SCLK 3-9, 5-9 SCSI 3-9 skew control 2-21 CLS 4-8 CLS alignment 2-14 command register 2-17, 4-3 common mode voltage 5-3 completer ID 4-30, 4-31 configuration parameters 2-23 read command 2-8, 2-10, 2-12, 2-13, 4-6 record 2-27 space 2-8, 4-1 write command 2-10, 2-12, 2-13, 4-6 configuration space 4-1 context manager 2-5, 2-6 core voltage 5-2 CRC 1-2, 1-7, 1-12, 2-21 CRC-32 1-7 current I/O supply 5-2 latch-up 5-2, 5-8 cyclic redundancy check 1-2, 1-7, 2-21

D

D0 2-16, 4-21

D1 2-16, 4-21 D1 support bit 4-20 D2 2-16, 2-17, 4-21 D2 support bit 4-20 D3 2-16, 2-17, 4-21 DAC 1-10, 2-8, 2-10, 2-13 data diagnostic read/write register 4-38 EEPROM 3-13 parity error recovery enable bit 4-28 parity error reported bit 4-6 scale bit 4-21 select bit 4-21 datapath engine 2-6 DC characteristics 5-1 debug signals 3-14 debugging 1-12 delay filter 5-8 designed maximum cumulative read size bit 4-29 designed maximum memory read byte count bit 4-29 designed maximum outstanding split transactions bit 4-29 detected parity error (from slave) bit 4-5 device complexity bit 4-30 device driver stability 1-6 device ID register 4-3 device number bit 4-31 device specific initialization bit 4-20 DEVSEL/ 3-6, 5-5 DEVSEL/ timing bit 4-6 diagnostic memory 4-32 diagnostic memory enable bit 4-37 diagnostic read/write address register 4-35, 4-36, 4-39 diagnostic read/write data register 4-35, 4-36, 4-38. 4-39 diagnostic read/write enable bit 4-36 diagnostic write enable bit 4-35, 4-36, 4-39 DIFFSENS 2-22, 3-10, 5-4 DIS_PCI_FSN/ 3-15, 3-22, 5-6 DIS_SCSI_FSN/ 3-15, 3-22, 5-6 DisARM bit 4-36, 4-37 DMA 1-11, 2-4, 2-6, 2-15 arbiter and router 2-4 domain validation 1-2, 1-7, 1-12, 2-22 doorbell 2-7, 2-8 host 4-34

interrupt mask bit 4-41 status bit 4-40 system 4-34, 4-40 system interface 2-7 system interrupt bit 4-40 double transition clocking 1-2, 2-18 drawing mechanical 5-31 package 5-20, 5-21 drive strength 1-8, 2-20, 2-22 driver LVD 5-3 DT clocking 1-2, 2-18 DT data phase 2-18 dual address cycles command 1-10, 2-8, 2-10, 2-13

Ε

EEPROM 2-5, 2-6, 2-27, 3-13, 3-20, 3-22 configuration record 2-27 download enable 3-19 interface 2-27, 3-13 electrostatic discharge 5-2 enable bus mastering bit 4-4 diagnostic memory bit 4-37 diagnostic write bit 4-36 I/O space bit 4-5 memory space bit 4-5 MSI bit 4-24 parity error response bit 4-4 write and invalidate bit 4-4 ESD 1-12, 5-2, 5-8 expansion ROM base address 4-5 expansion ROM base address register 4-15 expansion ROM enable bit 4-15 external clock 5-9 memory controller 2-5 memory interface 2-23 memory interface timing diagrams 5-11

F

ferrite bead 3-17 fibre channel 1-5, 1-11 FIFO DMA 2-4

reply free 2-7 reply post 2-7, 4-40 request post 2-7 filter delay 5-8 filtering 5-8 flash ROM 1-3, 2-5, 2-23, 3-12, 3-13, 3-20 address space 2-23 bad signature bit 4-36 block diagram 2-25 configurations 2-24 interface 2-23, 3-12 signature recognition 2-25, 2-26 size 3-19, 3-21 flexibility 1-11 FLSHALE[1:0]/ 2-25, 3-13, 5-6 FLSHCE/ 2-25, 3-12, 5-6 FRAME/ 3-6, 5-5 frames reply message 2-7, 2-15 request message 2-7, 2-15 free running timer 2-5 frequency synthesizer 3-15, 3-17, 3-22 function number bit 4-31 Fusion-MPT 1-3, 1-5, 1-9, 1-10, 1-11, 2-1, 2-3, 2-4, 2-6, 2-7, 2-8, 2-26, 3-12, 4-1

G

general description 1-1 GNT/ 2-15, 2-28, 3-6, 5-6 GPIO[7:0] 2-5, 3-16, 3-22, 5-5 grant 2-15 ground signals 3-16

Н

HB_LED/ 2-5, 3-16 header type register 4-9 host diagnostic register 4-35, 4-36, 4-39 host doorbell value 4-34 host interface module 2-2, 2-3, 2-5 host interrupt mask register 2-15, 3-7, 3-8, 4-40, 4-41 host interrupt status register 4-40, 4-41 host system 2-7 hot plug 5-7 HVD 2-22, 3-9, 3-10 sense voltage 5-4 hysteresis 5-7

1

I/O base address 4-5 base address register 2-4, 2-9, 4-9 key 4-35, 4-36, 4-39 processor 2-4, 2-28 read command 2-10, 2-11, 2-13 space 2-8, 4-1, 4-32 supply voltage 5-2 write command 2-10, 2-11, 2-13 I/O supply current 5-2 ICE 3-14 ID control 3-19, 3-20, 4-14 IDC socket 2-29 IDD-Core 5-2 IDD-I/O 5-2 IDDTN 3-15, 3-22, 5-6 IDSEL 2-8, 2-28, 3-6, 3-13, 5-6 IM 1-4, 1-12, 2-5, 2-23, 2-26 in-circuit emulator 3-14 information unit 2-18, 2-20 input capacitance 5-4 filtering 5-8 maximum voltage 5-2 reset 5-10 signals 5-6 INTA/ 2-15, 3-7, 4-24, 4-37, 4-41, 5-6 Integrated Mirroring 1-4, 1-12, 2-5, 2-23, 2-26 Integrated Striping 1-4 integration 1-11 interface EEPROM 2-27 external memory 2-23 flash ROM 2-23, 3-12 ICE 3-14 JTAG 3-14 NVSRAM 3-12 PCI bus 3-4 serial EEPROM 2-6, 2-27, 3-13 test 3-14 interrupt 2-15 acknowledge command 2-10, 2-13 ALT_INTA/ 2-15 coalescing 1-10 doorbell mask bit 4-41 INTA/ 2-15

line register 4-17 message signalled 2-15 MSI 1-11 output 5-11 PCI 2-15 pin register 4-17 pins 2-15 reply 2-15 reply bit 4-40 reply mask bit 4-41 request routing mode bits 4-41 service routine 1-10 system doorbell 2-15, 4-40 system doorbell bit 4-40 TTL bit 4-37 Interrupt Status bit 4-7 intersymbol interference 1-7, 1-11 IOP 2-4, 2-5, 2-6, 2-7, 2-28, 3-19, 4-34, 4-36, 4-37, 4-40 boot 3-19, 3-20 IOP doorbell status bit 4-40 IOPD GNT 3-13, 5-6 IRDY/ 3-6, 5-5 IS 1-4 ISI 1-7, 1-11, 2-18 ISR 1-10 IU_Request 2-18

J

JTAG 1-12, 3-14 JtagMode 3-15, 3-22, 5-6 junction temperature 5-2

Κ

key I/O 4-35, 4-36, 4-39

L

latch-up current 5-2, 5-8 latch-up protection 1-12 latency timer 4-8 latency timer register 4-8 lead temperature 5-2 LED 2-5, 3-16 low voltage differential 2-22 LSI53C1000R 1-11, 2-28, 2-29 LVD 1-11, 2-22, 3-9, 3-10 driver SCSI signals 5-3 receiver SCSI signals 5-4 receiver voltage 5-4 sense voltage 5-4 LVDlink 1-3, 1-8, 1-11, 2-18, 2-22

Μ

MAD[10] 4-14 MAD[13] 4-6 MAD[14] 4-30 MAD[15:0] 2-5, 3-12, 3-18, 3-22, 5-5 MAD[15] 4-30 MAD[2:1] 2-23 MAD[3] 2-27 MAD[7:0] 2-5, 2-23, 3-12 MAD[7] 4-13, 4-14 MADP[0] 2-5 MADP[1:0] 2-5, 3-12, 3-18, 3-22, 5-5 margin control settings 2-18 master abort 4-5 master data parity error 4-28 max_lat 4-18 maximum latency register 4-18 maximum memory read byte count bits 4-28 maximum outstanding split transactions bits 4-27 maximum stress ratings 5-2 MCS 2-18 mechanical drawing 5-31 memory alias to read block 2-12, 2-13 alias to write block 2-10, 2-12 controller 2-5 flash ROM size 3-21 read block command 1-10, 2-10, 2-12, 2-13, 2 - 14read command 2-10, 2-11, 2-13, 2-15 read dword command 1-10, 2-10, 2-11, 2-13 read line command 1-10, 2-10, 2-13, 2-15 read multiple command 1-10, 2-10, 2-13, 2-15 space 2-9, 4-1 write and invalidate command 1-10, 2-10, 2-14, 2-15 write block command 1-10, 2-10, 2-12, 2-14 write command 2-10, 2-11, 2-14, 2-15 memory [0] high 4-5, 4-10 memory [0] low 4-5, 4-10 memory [1] high 4-5, 4-11 memory [1] low 4-5, 4-11

memory space description 4-32 message address register 4-25 message control register 4-23 message data register 4-26 message passing technology 1-9, 2-1 message queues 2-7 message signalled interrupts 2-15 message upper address register 4-25 MFA reply 4-42 rerequest 4-42 minimum grant register 4-18 MSI 1-10, 1-11, 2-15 capability ID register 4-22 enable bit 4-24 message address 4-25 message data 4-26 message upper address register 4-25 multiple message 4-24 multiple message capable 4-24 next pointer register 4-23 multi-ICE 2-29 multiple cache line transfers 2-14 multiple message capable 4-24 multiple message enable 4-23

Ν

NC 3-1, 3-18 new capabilities bit 4-6 no connect 3-1 normal/fast memory (128 Kbytes) single byte access read cycle 5-12, 5-16 single byte access write cycle 5-14, 5-18 NVSRAM 1-3, 2-2, 2-5, 2-23, 3-12, 3-13 block diagram 2-26 integrated mirroring 2-26 interface 3-12 select 3-20 sense 3-19 write journaling 2-26

0

operating conditions 5-2 operating free air temperature 5-2 output signals 5-6

Ρ

P1 line 2-19 paced transfers 1-2, 2-18 package drawing 5-20, 5-21 packetized protocol 1-2, 1-9, 2-20 PAR 3-5. 5-5 PAR64 3-5, 5-5 parallel protocol request 2-18, 2-21 parity error 4-6 passive termination 2-23 PC2001 system design guide 1-10, 2-16 PCI 1-11, 2-7 33 MHz 5-9 64-bit 3-19, 3-20 66 MHz 3-19, 3-20, 5-9 66 MHz capable bit 4-6 address and data signals 3-5 address/data bus 3-18, 4-30 addressing 2-8 alias to memory read block command 2-12, 2 - 13alias to memory write block command 2-12 arbitration 2-15 arbitration signals 3-6 benefits 1-6 bidirectional signals 5-5 bus commands 2-9 bus interface 3-4 cache line size register 2-14 cache mode 2-15 CLK 5-9 command configuration read 2-8, 2-10, 2-12 configuration write 2-8, 2-10, 2-12 dual address cycle 2-10, 2-13 dual address cycles 1-10, 2-8 I/O read 2-10, 2-11 I/O write 2-10, 2-11 interrupt acknowledge 2-10 memory read 2-11 memory read block 1-10, 2-10, 2-12, 2-14 memory read dword 1-10, 2-10, 2-11 memory read line 1-10, 2-10, 2-13 memory read multiple 1-10, 2-10, 2-13 memory write 2-10, 2-11 memory write and invalidate 1-10, 2-10, 2-14

memory write block 1-10, 2-10, 2-14 special cycle 2-10, 2-11 split completion 1-10, 2-10, 2-13 command register 4-16 configuration read command 2-10, 2-12, 2-13, 4-6 configuration record 2-27 configuration space 2-8, 2-27, 4-1 address map 4-2 C_BE[3:0]/ 2-8, 2-9 configuration write command 2-10, 2-12, 2-13, 4-6 DAC 1-10, 2-8, 2-10, 2-13 device complexity bit 4-30 dual address cycles command 2-10, 2-13 error reporting signals 3-7 frequency synthesizer 3-15, 3-17, 3-22 FSN 3-15, 3-17, 3-22 functional description 2-8 I/O read command 2-10, 2-11, 2-13 I/O space 2-8, 4-1 I/O space address map 4-32 I/O space and memory space description 4-32 I/O write command 2-10, 2-11, 2-13 interface 2-4 interface control signals 3-6 interrupt acknowledge command 2-10, 2-13 interrupt signals 3-7 Interrupt Status bit 4-7 interrupts 2-15, 4-41 memory [1] address map 4-33 memory read block command 2-13, 2-14 memory read command 2-10, 2-11, 2-13, 2-15 memory read dword command 2-11, 2-13 memory read line command 2-10, 2-13, 2-15 memory read multiple command 2-10, 2-13, 2-15 memory space 2-8, 2-9, 2-27, 4-1 memory space [0] 2-4, 2-9, 4-1 memory space [1] 2-9, 4-1 memory write and invalidate command 2-10, 2-14, 2-15 memory write block command 2-12, 2-14 memory write command 2-10, 2-14, 2-15 new capabilities bit 4-6 performance 1-10 power management 2-16 related signals 3-8

reset 4-36 special cycle command 2-10, 2-11, 4-5 split completion command 2-13 status 3-20 system address space 4-1 system signals 3-4 PCI CAP 3-19 PCI GNT/ 3-13 PCI5VBIAS 1-11, 3-17, 5-5 PCI-SIG 4-13 PCI-X 1-10, 1-11, 2-8 133 MHz 3-19, 5-9 133 MHz capable bit 4-30 64-bit device bit 4-30 66 MHz 5-9 alias to memory read block command 2-10 alias to memory write block command 2-10 benefits 1-6 bus number 4-30 capability ID register 4-26 command register 4-27 data parity error recovery enable bit 4-28 designed maximum cumulative read size bit 4-29 designed maximum memory read byte count bit 4-29 designed maximum outstanding split transactions bit 4-29 device complexity bit 4-30 device number bit 4-31 function number bit 4-31 maximum memory read byte count bits 4-28 maximum outstanding split transactions bits 4-27 memory read block command 2-10 memory read dword command 2-10 memory write block command 2-10 mode 3-19 next pointer register 4-27 received split completion error message bit 4-29 split completion command 2-10 split completion discarded bit 4-30 status 3-20 status register 4-29 unexpected split completion bit 4-30 PERR/ 3-7, 5-5 pinout 5-22, 5-24, 5-27, 5-29

PME 4-20, 4-21 clock bit 4-20 enable bit 4-21 status bit 4-21 support bits 4-20 POR 4-36 POST 4-17 power management 2-16 aux current bit 4-20 bridge support extensions register 4-22 capabilities register 4-20 capability ID register 4-19 control/status 2-16 control/status register 2-16, 4-21 D0 4-21 D1 4-21 D1 support bit 4-20 D2 4-21 D2 support bit 4-20 D3 2-17, 4-21 data register 4-22 data scale bit 4-21 data select bit 4-21 device specific initialization bit 4-20 event 4-20 interface 1-10 next pointer register 4-19 PME clock bit 4-20 PME enable bit 4-21 PME status bit 4-21 power state bit 4-21 support bits 4-20 version bit 4-20 power signals 3-16 power state D0 2-16 D1 2-16 D2 2-16, 2-17 D3 2-16, 2-17, 4-21 power state bit 4-21 power-on reset 4-36 power-on sense pins 3-18 PPR 2-18, 2-19, 2-21 precompensation 1-2, 2-18, 2-20 pull-ups and pull-downs 3-22

Q

QAS 1-2, 1-9, 2-18, 2-21

queue
 message 2-7
 reply message 2-5, 2-7
 request message 2-5, 2-7
quick arbitration and selection 1-2, 1-9, 2-18, 2-21

R

RAID 2-28, 3-13 RAMCE/ 2-27, 3-12, 5-6 RAMOE/ 3-12, 5-6 RAMWE[1:0]/ 3-12, 5-6 **RBIAS 3-10** read streaming 2-18 received master abort (from master) bit 4-5 received split completion error message bit 4-29 received target abort (from master) bit 4-6 register cache line size 4-8 capabilities pointer 4-16 class code 4-7 command 2-17, 4-3 device ID 4-3 diagnostic read/write address 4-39 diagnostic read/write data 4-38 expansion ROM base address 4-15 header type 4-9 host diagnostic 4-36 host interrupt mask 2-15, 3-7, 3-8, 4-41 host interrupt status 4-40 I/O base address 4-9 interrupt line 4-17 interrupt pin 4-17 latency timer 4-8 maximum latency 4-18 memory [0] high 4-10 memory [0] low 4-10 memory [1] high 4-11 memory [1] low 4-11 message address 4-25 message control 4-23 message data 4-26 message upper address 4-25 minimum grant 4-18 MSI capability ID 4-22 MSI next pointer 4-23 PCI memory [1] address map 4-33 PCI-X capability ID 4-26 PCI-X command 4-27

PCI-X next pointer 4-27 PCI-X status 4-29 power management bridge support extensions 4-22 power management capabilities 4-20 power management capability ID 4-19 power management control/status 2-16, 4-21 power management data 4-22 power management next pointer 4-19 reply queue 4-42 request queue 4-42 revision ID 4-7 status 4-5 subsystem ID 4-14 subsystem vendor ID 4-13 system doorbell 4-34 test base address 4-37 vendor ID 4-3 write sequence 4-35 register map A-1 PCI configuration space 4-2 PCI I/O space 4-32 reliability 1-11 reply message 2-7 reply free FIFO 2-7 reply interrupt 2-15 reply interrupt bit 4-40 reply interrupt mask bit 4-41 reply message 2-5, 2-7, 2-15, 4-42 reply MFA 4-42 reply post FIFO 2-7, 4-40 reply queue register 4-42 REQ/ 2-15, 3-6, 5-6 REQ/ACK offset, 2-18 REQ64/ 3-6, 5-5 request 2-15 request message 2-5, 2-7, 2-15 request MFA 4-42 request post FIFO 2-7 request queue register 4-42 requester ID 4-30, 4-31 reset adapter bit 4-37 reset history bit 4-36 reset input timing 5-10 revision ID register 4-7 rise and fall time test condition 5-8 ROM 2-5, 2-23

ROM expansion enable bit 4-15 ROM size 3-19, 3-21 RST/ 3-4, 5-9 RTCK_ICE 2-30, 3-14, 5-6 RTI 2-18 RTI bit 2-21

S

SACK+- 3-11, 5-3, 5-4 SATN+- 3-11, 5-3, 5-4 SBSY+- 3-11, 5-3, 5-4 SCAN_MODE 3-15, 3-22, 5-6 SCANEN 3-15, 3-22, 5-6 ScanRstDis 3-15 SCD+- 3-11, 5-3, 5-4 SCLK 3-9, 5-6, 5-9 SCSI bus interface 2-6 bus mastering functions 2-15 channel control signals 3-11 channel module 2-5, 2-6 CLK 3-9 clock 3-9 core 2-6 CRC 2-21 datapath engine 2-6 DIFFSENS signal 5-4 domain validation 2-22 driver signals 5-3 DT clocking 1-2, 2-18 information unit transfers 2-20 input filtering 5-8 interrupt steering logic 1-10 ISI 2-18 LVD 2-22 paced transfers 2-18 packetized transfers 2-20 parallel protocol request 2-18, 2-21 performance 1-9 PPR 2-18, 2-21 precompensation 2-20 QAS 2-18, 2-21 quick arbitration and selection 2-21 receiver signals 5-4 SE 2-22 single-ended 2-22 skew compensation 2-21 synchronous transfer 2-18

termination 2-23 TolerANT technology 1-8 Ultra320 features 2-18 SD[15:0]+- 3-9, 5-3, 5-4 SDP[1:0]+- 3-9, 5-3, 5-4 SE 2-22, 3-9, 3-10 sense voltage 5-4 sense voltage 5-4 serial EEPROM 2-5, 2-6, 2-23, 2-27, 3-20, 3-22, 4-13, 4-14, 4-37 configuration record 2-27 download enable 3-19, 3-20 interface 2-27 SerialCLK 3-13, 3-22 SerialDATA 3-13, 3-22, 5-5 SERR/ 3-7, 4-28, 5-5, 5-6 SERR/ enable bit 4-4 shared RAM 2-5, 2-7 signal grouping 3-3 list 5-22, 5-24, 5-27, 5-29 no connect 3-1 types 3-2 signal descriptions A LED 3-16 ACK64/ 3-6 AD[63:0] 3-5 ALT INTA/ 3-8 BZRESET 3-8 BZVDD 3-8 C_BE[7:0]/ 3-5 CLK 3-4 DEVSEL/ 3-6 DIFFSENSE 3-10 DIS PCI FSN/ 3-15 DIS_SCSI_FSN/ 3-15 FLSHALE[1:0]/ 3-13 FLSHCE/ 3-12 FRAME/ 3-6 GNT/ 3-6 GPIO[7:0] 3-16 around 3-16 HB_LED/ 3-16 **IDDTN 3-15** IDSEL 3-6 INTA/ 3-7 IOPD_GNT 3-13 IRDY/ 3-6

JtagMode 3-15, 3-22 MAD[15:0] 3-12, 3-18 MADP[1:0] 3-12, 3-18 NC 3-18 PAR 3-5 PAR64 3-5 PCI5VBIAS 3-17 PERR/ 3-7 power 3-16 power-on sense 3-18 RAMCE/ 3-12 RAMOE/ 3-12 RAMWE[1:0]/ 3-12 **RBIAS 3-10 REQ/ 3-6** REQ64/ 3-6 RST/ 3-4 RTCK ICE 3-14 SACK+- 3-11 SATN+- 3-11 SBSY+- 3-11 SCAN MODE 3-15 SCANEN 3-15 ScanRstDis 3-15 SCD+- 3-11 SCLK 3-9 SD[15:0]+- 3-9 SDP[1:0]+- 3-9 SerialCLK 3-13 SerialDATA 3-13 SERR/ 3-7 SIO+- 3-11 SMSG+- 3-11 SPARE[13:12] 3-15 SREQ+- 3-11 SRST+- 3-11 SSEL+- 3-11 STOP/ 3-6 TCK CHIP 3-14 TCK ICE 3-14 TDI CHIP 3-14 **TDI ICE 3-14** TDO_CHIP 3-14 TDO_ICE 3-14 TESTACLK 3-15 **TESTHCLK 3-15** TM 3-15 TMS CHIP 3-14

TMS ICE 3-14 TN 3-15 TRDY/ 3-6 TRST ICE/ 3-14 TST_RST/ 3-14 VDD_IO 3-16 VDDA 3-17 VDDBIAS 3-9 VDDC 3-17 VSS IO 3-17 VSSA 3-17 VSSC 3-17 ZCR EN/ 3-13 signal drive strength 2-20, 2-22 signal list 5-22, 5-24, 5-27, 5-29 signalled system error bit 4-5 signals bidirectional 5-5 flash ROM/NVSRAM interface 3-12 GPIO 3-16 ground 3-16 input 5-6 LED 3-16 PCI address and data 3-5 PCI arbitration 3-6 PCI error reporting 3-7 PCI interface control 3-6 PCI interrupt 3-7 PCI system 3-4 PCI-related 3-8 power 3-16 power-on sense 3-18 pull-ups and pull-downs 3-22 SCSI channel control 3-11 serial EEPROM interface 3-13 test interface 3-14 zero channel RAID interface 3-13 signature recognition 2-25 single ended SCSI 2-22, 5-7 SIO+- 3-11, 5-3, 5-4 SISL 1-10 skew compensation 1-2, 1-7, 1-9, 2-21 slew rate 1-8, 1-9, 2-22, 5-8, 5-9 SMSG+- 3-11, 5-3, 5-4 SPARE[13:12] 3-15 special cycle command 2-10, 2-11, 4-5 split completion command 1-10, 2-10, 2-13 split completion discarded bit 4-30

split completion error 4-29 split completion received error message 4-29 split completion unexpected 4-30 split transaction 1-10, 4-29 SREQ+- 3-11, 5-3, 5-4 SRST+- 3-11, 5-3, 5-4 SSEL+- 3-11, 5-3, 5-4 status IOP doorbell bit 4-40 register 4-4, 4-5, 4-28 STOP/ 3-6, 5-5 stress ratings 5-2 subsystem ID 2-27, 3-20, 4-15 subsystem ID register 4-14 subsystem vendor ID 2-27, 3-20 subsystem vendor ID register 4-13 supply current 5-2 supply voltage 5-2 SureLINK 1-2, 1-7, 1-12, 2-22 system address space 4-1 system application 1-4 system BIOS 2-8, 2-27 system doorbell 2-15, 4-34, 4-40 system doorbell interrupt bit 4-40 system doorbell register 4-34 system interface 2-4, 2-15 bus mastering function 2-15 doorbell 2-7

Т

Ta 5-2 target abort 4-6 TCK_CHIP 3-14, 3-22, 5-6 TCK_ICE 2-30, 3-14, 3-22, 5-6 TDI_CHIP 3-14, 3-22, 5-6 TDI ICE 2-30, 3-14, 3-22, 5-6 TDO CHIP 3-14, 5-6 TDO_ICE 2-30, 3-14, 5-6 temperature junction 5-2 lead 5-2 operating free air 5-2 storage 5-2 termination 2-23 test base address register 4-37 test condition 5-8 test interface 2-29, 3-14 testability 1-12

TESTACLK 3-15, 3-22, 5-6 TESTHCLK 3-15, 3-22, 5-6 TestReset/ 4-36 thermal resistance 5-2 timer 2-5 timing external memory 5-11 interrupt output 5-11 PCI and PCI-X 5-9 power-up 5-11 reset 5-10 timing diagrams 5-11 Tj 5-2 TM 3-15, 3-22, 5-6 TMS_CHIP 3-14, 3-22, 5-6 TMS_ICE 2-30, 3-14, 3-22, 5-6 TN 3-15, 3-22, 5-6 TolerANT 1-8, 1-12, 5-7 transfer period 2-18 transfer width 2-18 transfers information units 2-20 packetized 2-20 TRDY/ 3-6, 5-5 TRST ICE/ 2-30, 3-14, 3-22, 5-6 TST_RST/ 3-14, 3-22, 5-6 TTL interrupt bit 4-37

U

Ultra160 SCSI DT clocking 1-2, 2-18 parallel protocol request 2-21 PPR 2-21 Ultra320 SCSI 1-5, 1-7 benefits 1-7 bus training 1-9 channel module 2-2 core 2-6 CRC 2-21 domain validation 2-22 DT clocking 1-2, 2-18 features 1-2, 2-18 functional description 2-18 information unit 2-20 ISI 1-7, 2-18 paced transfers 2-18 packetized transfers 2-20 parallel protocol request 2-18, 2-21 PPR 2-18 precompensation 2-20 QAS 2-21 quick arbitration and selection 2-21 skew compensation 1-2, 1-7, 1-9, 2-21 unexpected split completion bit 4-30

V

VDD CORE 5-2 VDD_IO 3-16, 5-2 VDDA 3-17 VDDBIAS 3-9 VDDC 3-17 vendor ID register 4-3 version bit 4-20 voltage analog 5-2 common mode 5-3 core 5-2 feed-through protection 1-12 I/O 5-2 input maximum 5-2 supply 5-2 VSS IO 3-17 VSSA 3-17 VSSC 3-17

W

write and invalidate enable bit 4-4 write flow 2-18 write I/O key 4-35, 4-36, 4-39 write journaling 2-26 write sequence register 4-35, 4-36, 4-39

Ζ

ZCR 2-28, 2-29, 3-13 ZCR_EN/ 2-28, 3-13, 3-22, 5-6 zero channel RAID 2-28, 2-29, 3-13

Customer Feedback

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

Important: Please include your name, phone number, fax number, and company address so that we may contact you directly for clarification or additional information.

Thank you for your help in improving the quality of our documents.

Reader's Comments

Fax your comments to:

LSI Logic Corporation Technical Publications M/S AF-198 Fax: 408.433.4333

Please tell us how you rate this document: *LSI53C1020/1020A PCI-X to Ultra320 SCSI Controller Technical Manual, Version 2.4.* Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information					
Clarity of information					
Ease of finding information					
Technical content					
Usefulness of examples and illustrations					
Overall manual					

What could we do to improve this document?

If you found errors in this document, please specify the error and page number. If appropriate, please fax a marked-up copy of the page(s).

Please complete the information below so that we may contact you directly for clarification or additional information.

Name	Date
Telephone	Fax
Title	
Department	Mail Stop
Company Name	
Street	
City, State, Zip	

You can find a current list of our U.S. distributors, international distributors, and sales offices and design resource centers on our web site at

http://www.lsilogic.com/contacts/index.html